Electronic Components Datasheet Search
  English  ▼

X  

ADS4449 Datasheet(PDF) 45 Page - Texas Instruments

Click here to check the latest version.
Part # ADS4449
Description  Quad-Channel, 14-Bit, 250-MSPS, Low-Power ADC
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS4449 Datasheet(HTML) 45 Page - Texas Instruments

Back Button ADS4449 Datasheet HTML 41Page - Texas Instruments ADS4449 Datasheet HTML 42Page - Texas Instruments ADS4449 Datasheet HTML 43Page - Texas Instruments ADS4449 Datasheet HTML 44Page - Texas Instruments ADS4449 Datasheet HTML 45Page - Texas Instruments ADS4449 Datasheet HTML 46Page - Texas Instruments ADS4449 Datasheet HTML 47Page - Texas Instruments ADS4449 Datasheet HTML 48Page - Texas Instruments ADS4449 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 54 page
background image
CLKP
5 kΩ
0.95V
5 kΩ
20 Ω
20 Ω
LPKG
~ 2 nH
CBOND
~ 1 pF
LPKG
~ 2 nH
RESR
~ 100 Ω
RESR
~ 100 Ω
CLKM
Clock Buffer
CEQ
CEQ
CBOND
~ 1 pF
ADS4449
www.ti.com
SBAS603 – APRIL 2013
Input Common Mode
To ensure a low-noise, common-mode reference, the VCM pin should be filtered with a 0.1-µF, low-inductance
capacitor connected to ground. The VCM pin is designed to directly bias the ADC inputs (refer to Figure 48 to
Figure 51).
Each ADC input pin sinks a common-mode current of approximately 1.5 µA per MSPS of clock frequency. When
a differential amplifier is used to drive the ADC (with dc-coupling), ensure that the output common-mode of the
amplifier is within the acceptable input common-mode range of the ADC inputs (VCM ± 25 mV).
Clock Input
The ADS4449 clock inputs can be driven differentially with a sine, LVPECL, or LVDS source with little or no
difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95 V using
internal 5-k
Ω resistors, as shown in Figure 55. This setting allows the use of transformer-coupled drive circuits for
sine-wave clock or ac-coupling for LVPECL, LVDS, and LVCMOS clock sources (see Figure 56, Figure 57, and
Figure 58).
For best performance, the clock inputs must be driven differentially, thereby reducing susceptibility to common-
mode noise. TI recommends keeping the differential voltage between clock inputs less than 1.8 VPP to obtain
best performance. A clock source with very low jitter is recommended for high input frequency sampling. Band-
pass filtering of the clock source can help reduce the effects of jitter. With a non-50% duty cycle clock input,
performance does not change.
NOTE: CEQ is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.
Figure 55. Internal Clock Buffer
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Links: ADS4449



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com