Electronic Components Datasheet Search
  English  ▼

X  

AM79C976 Datasheet(PDF) 236 Page - Advanced Micro Devices

Part # AM79C976
Description  PCnet-PRO??10/100 Mbps PCI Ethernet Controller
PDF  309 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C976 Datasheet(HTML) 236 Page - Advanced Micro Devices

Back Button AM79C976 Datasheet HTML 232Page - Advanced Micro Devices AM79C976 Datasheet HTML 233Page - Advanced Micro Devices AM79C976 Datasheet HTML 234Page - Advanced Micro Devices AM79C976 Datasheet HTML 235Page - Advanced Micro Devices AM79C976 Datasheet HTML 236Page - Advanced Micro Devices AM79C976 Datasheet HTML 237Page - Advanced Micro Devices AM79C976 Datasheet HTML 238Page - Advanced Micro Devices AM79C976 Datasheet HTML 239Page - Advanced Micro Devices AM79C976 Datasheet HTML 240Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 236 / 309 page
background image
236
Am79C976
8/01/00
P R E L I M INARY
828
OFLO
Overflow error indicates that the receiver has lost all or part of the incoming frame,
due to an inability to move data from the receive FIFO into a memory buffer before
the internal FIFO overflowed. OFLO is set by the Am79C976 controller and cleared
by the host.
8
27
CRC
CRC indicates that the receiver has detected a CRC (FCS) error on the incoming
frame. CRC is valid only when ENP is set and OFLO is not. CRC is set by the
Am79C976 controller and cleared by the host. CRC will also be set when Am79C976
controller receives an RX_ER indication from the external PHY through the MII.
8
26
Reserved.
825
STP
Start of Packet indicates that this is the first buffer used by the Am79C976 controller
for this frame. If STP and ENP are both set to 1, the frame fits into a single buffer.
Otherwise, the frame is spread over more than one buffer. When LAPPEN (CSR3,
bit 5) is cleared to 0, STP is set by the Am79C976 controller and cleared by the host.
When LAPPEN is set to 1, STP must be set by the host.
824
ENP
End of Packet indicates that this is the last buffer used by the Am79C976 controller
for this frame. It is used for data chaining buffers. If both STP and ENP are set, the
frame fits into one buffer and there is no data chaining. ENP is set by the Am79C976
controller and cleared by the host.
8
23
Reserved.
822
PAM
Physical Address Match is set by the Am79C976 controller when it accepts the
received frame due to a match of the frame’s destination address with the content of
the physical address register. PAM is valid only when ENP is set. PAM is set by the
Am79C976 controller and cleared by the host.
This bit does not exist when the Am79C976 controller is programmed to use 16-bit
software structures for the descriptor ring entries (BCR20, bits 7-0, SWSTYLE is
cleared to 0).
821
LAFM
Logical Address Filter Match is set by the Am79C976 controller when it accepts the
received frame based on the value in the logical address filter register. LAFM is valid
only when ENP is set. LAFM is set by the Am79C976 controller and cleared by the
host.
Note that if DRCVBC (CSR15, bit 14) is cleared to 0, only BAM, but not LAFM will
be set when a Broadcast frame is received, even if the Logical Address Filter is
programmed in such a way that a Broadcast frame would pass the hash filter. If
DRCVBC is set to 1 and the Logical Address Filter is programmed in such a way that
a Broadcast frame would pass the hash filter, LAFM will be set on the reception of a
Broadcast frame.
This bit does not exist when the Am79C976 controller is programmed to use 16-bit
software structures for the descriptor ring entries (BCR20, bits 7-0, SWSTYLE is
cleared to 0).
8
20
BAM
Broadcast Address Match is set by the Am79C976 controller when it accepts the
received frame, because the frame’s destination address is of the type ’Broadcast.’
BAM is valid only when ENP is set. BAM is set by the Am79C976 controller and
cleared by the host.
This bit does not exist when the Am79C976 controller is programmed to use 16-bit
software structures for the descriptor ring entries (BCR20, bits 7-0, SWSTYLE is
cleared to 0).
8
19-18
TT[1:0]
VLAN Tag Type. Indicates what type of VLAN tag, if any, is included in the received
frame.
00 = Reserved
01 = Frame is Untagged
10 = Frame is Priority-tagged
11 = Frame is VLAN-tagged
8
17-16
Reserved.
Offset
Bit
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com