FG256 datasheet(40/108 Pages) ACTEL

40 / 108 page

SX-A Family FPGAs

2- 20

v5.3

Table 2-15 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions VCCA = 2.25 V, VCCI = 2.25 V, TJ = 70°C)

Parameter

Description

–2 Speed

–1 Speed

Std. Speed

–F Speed

Units

Min.

Max.

Min.

Max.

Min.

Max.

Min.

Max.

Dedicated (Hardwired) Array Clock Networks

tHCKH

Input Low to High

(Pad to R-cell Input)

1.4

1.6

1.8

2.6

tHCKL

Input High to Low

(Pad to R-cell Input)

1.3

1.5

1.7

2.4

tHPWH

Minimum Pulse Width High

1.6

1.8

2.1

2.9

tHPWL

Minimum Pulse Width Low

1.6

1.8

2.1

2.9

tHCKSW

Maximum Skew

0.4

0.5

0.7

tHP

Minimum Period

3.2

3.6

4.2

5.8

fHMAX

Maximum Frequency

313

278

238

172

MHz

Routed Array Clock Networks

tRCKH

Input Low to High (Light Load)

(Pad to R-cell Input)

1.0

1.1

1.3

1.8

tRCKL

Input High to Low (Light Load)

(Pad to R-cell Input)

1.1

1.2

1.4

2.0

tRCKH

Input Low to High (50% Load)

(Pad to R-cell Input)

1.0

1.1

1.3

1.8

tRCKL

Input High to Low (50% Load)

(Pad to R-cell Input)

1.1

1.2

1.4

2.0

tRCKH

Input Low to High (100% Load)

(Pad to R-cell Input)

1.1

1.2

1.4

2.0

tRCKL

Input High to Low (100% Load)

(Pad to R-cell Input)

1.3

1.5

1.7

2.4

tRPWH

Minimum Pulse Width High

1.6

1.8

2.1

2.9

tRPWL

Minimum Pulse Width Low

1.6

1.8

2.1

2.9

tRCKSW

Maximum Skew (Light Load)

0.7

0.8

0.9

1.3

tRCKSW

Maximum Skew (50% Load)

0.7

0.8

0.9

1.3

tRCKSW

Maximum Skew (100% Load)

0.9

1.0

1.2

1.7

FG256 Datasheet(PDF) 40 Page - Actel Corporation

FG256 Datasheet(HTML) 40 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL