| Electronic Components Datasheet Search |
|
FG256 Datasheet(PDF) 46 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
FG256 Datasheet(HTML) 46 Page - Actel Corporation |
|
46 / 108 page ![]() SX-A Family FPGAs 2- 26 v5.3 Table 2-21 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C) Parameter Description –3 Speed1 –2 Speed –1 Speed Std. Speed –F Speed Units Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. C-Cell Propagation Delays2 tPD Internal Array Module 0.9 1.0 1.2 1.4 1.9 ns Predicted Routing Delays3 tDC FO = 1 Routing Delay, Direct Connect 0.1 0.1 0.1 0.1 0.1 ns tFC FO = 1 Routing Delay, Fast Connect 0.3 0.3 0.3 0.4 0.6 ns tRD1 FO = 1 Routing Delay 0.3 0.3 0.4 0.5 0.6 ns tRD2 FO = 2 Routing Delay 0.4 0.5 0.5 0.6 0.8 ns tRD3 FO = 3 Routing Delay 0.5 0.6 0.7 0.8 1.1 ns tRD4 FO = 4 Routing Delay 0.7 0.8 0.9 1 1.4 ns tRD8 FO = 8 Routing Delay 1.2 1.4 1.5 1.8 2.5 ns tRD12 FO = 12 Routing Delay 1.7 2 2.2 2.6 3.6 ns R-Cell Timing tRCO Sequential Clock-to-Q 0.6 0.7 0.8 0.9 1.3 ns tCLR Asynchronous Clear-to-Q 0.5 0.6 0.6 0.8 1.0 ns tPRESET Asynchronous Preset-to-Q 0.7 0.8 0.8 1.0 1.4 ns tSUD Flip-Flop Data Input Set-Up 0.7 0.8 0.9 1.0 1.4 ns tHD Flip-Flop Data Input Hold 0.0 0.0 0.0 0.0 0.0 ns tWASYN Asynchronous Pulse Width 1.3 1.5 1.6 1.9 2.7 ns tRECASYN Asynchronous Recovery Time 0.3 0.4 0.4 0.5 0.7 ns tHASYN Asynchronous Removal Time 0.3 0.3 0.3 0.4 0.6 ns tMPW Clock Minimum Pulse Width 1.4 1.7 1.9 2.2 3.0 ns Input Module Propagation Delays tINYH Input Data Pad to Y High 2.5 V LVCMOS 0.5 0.6 0.7 0.8 1.1 ns tINYL Input Data Pad to Y Low 2.5 V LVCMOS 0.8 0.9 1.0 1.1 1.6 ns tINYH Input Data Pad to Y High 3.3 V PCI 0.5 0.6 0.6 0.7 1.0 ns tINYL Input Data Pad to Y Low 3.3 V PCI 0.7 0.8 0.9 1.0 1.4 ns tINYH Input Data Pad to Y High 3.3 V LVTTL 0.7 0.7 0.8 1.0 1.4 ns tINYL Input Data Pad to Y Low 3.3 V LVTTL 0.9 1.1 1.2 1.4 2.0 ns Notes: 1. All –3 speed grades have been discontinued. 2. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate. 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |