Electronic Components Datasheet Search
  English  ▼

X  

LM98714 Datasheet(PDF) 77 Page - Texas Instruments

Click here to check the latest version.
Part # LM98714
Description  LM98714 Three Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/CMOS Output
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM98714 Datasheet(HTML) 77 Page - Texas Instruments

Back Button LM98714 Datasheet HTML 73Page - Texas Instruments LM98714 Datasheet HTML 74Page - Texas Instruments LM98714 Datasheet HTML 75Page - Texas Instruments LM98714 Datasheet HTML 76Page - Texas Instruments LM98714 Datasheet HTML 77Page - Texas Instruments LM98714 Datasheet HTML 78Page - Texas Instruments LM98714 Datasheet HTML 79Page - Texas Instruments LM98714 Datasheet HTML 80Page - Texas Instruments LM98714 Datasheet HTML 81Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 115 page
background image
LM98714
www.ti.com
SNAS254A – OCTOBER 2006 – REVISED JANUARY 2014
Table 16. (continued)
Address
Register
Default
Page
Bit(s)
Description
(Binary)
Title
(Binary)
[7:0]
Main Configuration Register 1
Source Follower Enable.
[7]
0 Disable (Default)
1 Enable
Input Bias Enable. Enables the Input Bias Resistor ladder.
[6]
0 Disable
1 Enable (Default)
Input Polarity. Configures the polarity mode of the input signal.
[5]
0 Negative going input relative to reference (Default)
1 Positive going input relative to reference
Sampling Mode Select.
[4]
0 Sample and Hold Mode
1 Correlated Double Sampling Mode (Default)
Output Format.
[3]
0 LVDS (Default)
Main
0101
0
0 0001
Configurati
1 CMOS
0000
on 1
PIXCLK/ADCCLK Configuration. Selects appropriate multiplier for given input clock frequency.
Mode 3: ADC Frequency = 3x Pixel Frequency
Mode 2: ADC Frequency = 2x Pixel Frequency
Mode 1: ADC Frequency = 1x Pixel Frequency
[2]
0 ADCCLK User supplies ADC rate clock, LM98714 performs no multiplication
1 PIXCLK User supplies Pixel rate clock, LM98714 performs clock multiplication
Mode 3: PIXCLK internally multiplied by 3 to get ADC clock
Mode 2: PIXCLK internally multiplied by 2 to get ADC clock
Mode 1: PIXCLK = ADCCLK. This bit is not used for Mode 1
[1:0]
Pixel Phase Clock Select. Coarse adjustment for Pixel phase relative to INCLK. Useful in systems where Pixel
inputs arrive with significant delay relative to INCLK.
00 PIXPHASE0. Pixel phase aligned with INCLK
01 PIXPHASE1. Pixel phase delayed by (TADC Clock* 3/7)
10 PIXPHASE2. Pixel phase delayed by (TADC Clock)
11 PIXPHASE3. Pixel phase delayed by (TADC Clock * (1 + 3/7))
Copyright © 2006–2014, Texas Instruments Incorporated
Submit Documentation Feedback
77
Product Folder Links: LM98714



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com