Electronic Components Datasheet Search
  English  ▼

X  

LM98714 Datasheet(PDF) 16 Page - Texas Instruments

Click here to check the latest version.
Part # LM98714
Description  LM98714 Three Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/CMOS Output
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM98714 Datasheet(HTML) 16 Page - Texas Instruments

Back Button LM98714 Datasheet HTML 12Page - Texas Instruments LM98714 Datasheet HTML 13Page - Texas Instruments LM98714 Datasheet HTML 14Page - Texas Instruments LM98714 Datasheet HTML 15Page - Texas Instruments LM98714 Datasheet HTML 16Page - Texas Instruments LM98714 Datasheet HTML 17Page - Texas Instruments LM98714 Datasheet HTML 18Page - Texas Instruments LM98714 Datasheet HTML 19Page - Texas Instruments LM98714 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 115 page
background image
OS
R
OS
G
OS
B
Input Bias/
Clamping
Input Bias/
Clamping
Input Bias/
Clamping
CDS
or
Sample/Hold
Amplifier
CDS
or
Sample/Hold
Amplifier
CDS
or
Sample/Hold
Amplifier
PGA
PGA
PGA
3:1
MUX
5:1
MUX
COLOR1DAC[9:0]
COLOR2DAC[9:0]
COLOR3DAC[9:0]
COLOR4DAC[9:0]
COLOR5DAC[9:0]
COLOR2DAC[9:0]
COLOR3DAC[9:0]
5:1
MUX
COLOR1PGA[7:0]
COLOR2PGA[7:0]
COLOR3PGA[7:0]
COLOR4PGA[7:0]
COLOR5PGA[7:0]
COLOR2PGA[7:0]
COLOR3PGA[7:0]
Black
Level
Offset
DAC
Black
Level
Offset
DAC
Black
Level
Offset
DAC
LM98714
SNAS254A – OCTOBER 2006 – REVISED JANUARY 2014
www.ti.com
Modes of Operation
MODE 3 - THREE CHANNEL INPUT/SYNCHRONOUS PIXEL SAMPLING
In Mode 3, the OSR, OSG, and OSB input channels are sampled synchronously. The sampled input signals are
then processed in parallel through their respective channels with each channel offset and gain adjusted by their
respective control registers. The signals are then routed through a 3-1 MUX to the ADC. The order in which
pixels are processed through the MUX to the ADC is programmable (OSR-OSG-OSB, or OSB-OSG-OSR) and is
synchronized by the SH pulse.
Figure 5. Synchronous Three Channel Pixel Mode Signal Routing
Table 1. Mode 3 Operating Details
Detail
Channels Active
OSB & OSG & OSR
3 channel synchronous pixel sampling.
Channel Sample Rate
15
MSPS per Channel (max)
ADC Sample Rate
45
MSPS (max)
Internal 3x Clock Selected
3:01
fINCLK = 15MHz (max)
fADC: fINCLK
Internal 1x Clock Selected
1:01
fINCLK = 45MHz (max)
SH Signal --> R-G-B-R-G-B-R-G-B
→
Output Sequencing
or
SH Signal --> B-G-R-B-G-R-B-G-R
→
16
Submit Documentation Feedback
Copyright © 2006–2014, Texas Instruments Incorporated
Product Folder Links: LM98714



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com