Electronic Components Datasheet Search
  English  ▼

X  

LM98714 Datasheet(PDF) 80 Page - Texas Instruments

Click here to check the latest version.
Part # LM98714
Description  LM98714 Three Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/CMOS Output
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM98714 Datasheet(HTML) 80 Page - Texas Instruments

Back Button LM98714 Datasheet HTML 76Page - Texas Instruments LM98714 Datasheet HTML 77Page - Texas Instruments LM98714 Datasheet HTML 78Page - Texas Instruments LM98714 Datasheet HTML 79Page - Texas Instruments LM98714 Datasheet HTML 80Page - Texas Instruments LM98714 Datasheet HTML 81Page - Texas Instruments LM98714 Datasheet HTML 82Page - Texas Instruments LM98714 Datasheet HTML 83Page - Texas Instruments LM98714 Datasheet HTML 84Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 115 page
background image
LM98714
SNAS254A – OCTOBER 2006 – REVISED JANUARY 2014
www.ti.com
Table 16. (continued)
Address
Register
Default
Page
Bit(s)
Description
(Binary)
Title
(Binary)
[7:0]
VCLP Configuration Register
[7:6]
Reserved
VCLP Reference Select.
VCLP
00 External Bias (No Internal Connection to Ladder Resistors or DAC)
0010
0
0 0111
Configurati
0000
[5:4]
01 Internal VCLP DAC connection only
on
10 Internal Resistor Ladder connection only (Default)
11 Reserved
[3:0]
4 Bit nibble for VCLP Reference DAC value.
[7:0]
Black Level Correction Circuitry Configuration Register
Line Averaging. Number of Lines that the correction loop will run. Line Counter is reset during any write to this
register. A line beginning is defined by the SH pulse.
00 Infinite (Default)
[7:6]
01 15 Lines
10 31 Lines
11 63 Lines
Pixel Averaging. Number of Black Level Pixels averaged by the correction loop.
00 4 Pixels
[5:4]
01 8 Pixels
Black Level
10 16 Pixels
0000
0
0 1000
Clamp
0000
11 32 Pixels
Control
Offset Integration.
00 Divide by 8
[3:2]
01 Divide by 16
10 Divide by 32
11 Divide by 64
BLKCLP Mode Select. If Auto Black Clamp pulse is enabled, Offset DAC registers are read only.
00 Auto Black Clamp Circuitry Disabled (default)
[1:0]
01 Auto Black Clamp pulse delayed from falling edge of SH pulse
10 Auto Black Clamp pulse delayed from falling edge of CLPIN pulse
11 Reserved
[7:0]
Auto Black Level Clamp Position Register
Auto Black
Level
0000
[7]
Reserved
0
0 1001
Clamp
0000
Black Level Clamp Position. Number of pixels in which Auto Black pulse is delayed, relative to selected trigger
[6:0]
Position
source.
80
Submit Documentation Feedback
Copyright © 2006–2014, Texas Instruments Incorporated
Product Folder Links: LM98714



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com