Electronic Components Datasheet Search
  English  ▼

X  

LM98714 Datasheet(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
Part # LM98714
Description  LM98714 Three Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/CMOS Output
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM98714 Datasheet(HTML) 13 Page - Texas Instruments

Back Button LM98714 Datasheet HTML 9Page - Texas Instruments LM98714 Datasheet HTML 10Page - Texas Instruments LM98714 Datasheet HTML 11Page - Texas Instruments LM98714 Datasheet HTML 12Page - Texas Instruments LM98714 Datasheet HTML 13Page - Texas Instruments LM98714 Datasheet HTML 14Page - Texas Instruments LM98714 Datasheet HTML 15Page - Texas Instruments LM98714 Datasheet HTML 16Page - Texas Instruments LM98714 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 115 page
background image
LM98714
www.ti.com
SNAS254A – OCTOBER 2006 – REVISED JANUARY 2014
AC Timing Specifications (continued)
The following specifications apply for VA = VD = VR = VC = 3.3V, CL = 10pF, and fINCLK = 15MHz unless otherwise specified.
Boldface limits apply for TA = TMIN to TMAX; all other limits TA = 25°C.
Symbol
Parameter
Conditions
Min
Typ(1)
Max
Units
CMOS Output Timing Specifications
fINCLK = 45MHz
CLKOUT Rising Edge to CMOS
tCRDO
INCLK = ADCCLK
-2.83
2.7
ns
Output Data
(ADC Rate Clock)
fINCLK = 45MHz
CLKOUT Falling Edge to CMOS
tCFDO
INCLK = ADCCLK
-2.83
2.7
ns
Output Data
(ADC Rate Clock)
Serial Interface Timing Specifications
fSCLK <= fINCLK
INCLK = PIXCLK
15/22.5/30
MHz
(Pixel Rate Clock)
Mode 3/2/1
fSCLK
Input Clock Frequency
fSCLK <= fINCLK
INCLK = ADCCLK
45/45/30
MHz
(ADC Rate Clock)
Mode 3/2/1
SCLK Duty Cycle
50/50
ns
tIH
Input Hold Time
1
ns
tIS
Input Setup Time
4
ns
tSENSC
SCLK Start Time After SEN Low
1.25
ns
SEN High after last SCLK Rising
tSCSEN
2.82
ns
Edge
INCLK must be active during
tSENW
SEN Pulse Width
4
TINCLK
serial interface commands.
tOD
Output Delay Time
11
14.6
ns
tHZ
Data Output to High Z
0.5
TSCLK
Copyright © 2006–2014, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LM98714



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com