| Electronic Components Datasheet Search |
|
UM0434 Datasheet(PDF) 165 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0434 Datasheet(HTML) 165 Page - STMicroelectronics |
|
165 / 390 page ![]() Interrupts and exceptions UM0434 166/391 6.4.1 Machine check syndrome register (MCSR) When the core complex takes a machine check interrupt, it updates MCSR, shown in Table 119, to identify machine check conditions. The MCSR also indicates whether the source of a machine check condition is recoverable. When an MCSR bit is set, the core complex asserts p_mcp_out for system information. Table 120 describes MCSR fields. Interrupt vector prefix register (IVPR) The IVPR, shown in Table 121, is used during interrupt processing for determining the starting address for the software interrupt handler. The value contained in the vector offset field of the IVOR selected for a particular interrupt type is concatenated with the value in the IVPR to form an instruction address from which execution is to begin. 59 DS Data address space 0 The core directs all data storage accesses to address space 0 (TS=0 in the relevant TLB entry). 1 The core directs all data storage accesses to address space 1 (TS=1 in the relevant TLB entry). 60–61 — Reserved, should be cleared. 62–63 — Reserved, should be cleared. Table 118. MSR field descriptions Bits Name Description Table 119. Machine check syndrome register (MCSR) 32 33 34 35 36 37 58 59 60 61 62 63 Field MCP — CP_PERR CPERR EXCP_ERR — BUS_IRERRBUS_DRERR BUS_WRERR — Reset All zeros R/W R/W Table 120. MCSR field Descriptions Bits Name Description Recoverable 32 MCP Machine check input pin Maybe 33 — Reserved, should be cleared. — 34 CP_PERR Cache push parity error(1) Unlikely 35 CPERR Cache parity error1 Precise 36 EXCP_ERR ISI, ITLB, or bus error on first instruction fetch for an interrupt handler Precise 37–58 — Reserved, should be cleared. — 59 BUS_IRERR Read bus error on instruction fetch Unlikely 60 BUS_DRERR Read bus error on data load Unlikely 61 BUS_WRERR Write bus error on buffered store or cache line push Unlikely 62–63 — Reserved, should be cleared. — 1. This bit is implemented but must never be set by hardware. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |