Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 187 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 187 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 183Page - STMicroelectronics UM0434 Datasheet HTML 184Page - STMicroelectronics UM0434 Datasheet HTML 185Page - STMicroelectronics UM0434 Datasheet HTML 186Page - STMicroelectronics UM0434 Datasheet HTML 187Page - STMicroelectronics UM0434 Datasheet HTML 188Page - STMicroelectronics UM0434 Datasheet HTML 189Page - STMicroelectronics UM0434 Datasheet HTML 190Page - STMicroelectronics UM0434 Datasheet HTML 191Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 390 page
background image
Interrupts and exceptions
UM0434
188/391
Debug: BRT
Debug: Trap
Debug: RET
Debug: CRET
Attempted execution of a taken branch instruction
Condition specified in tw or twi instruction met.
Attempted execution of a rfi instruction
Attempted execution of an rfci instruction
Exceptions require corresponding debug event enabled,
MSR[DE]=1, and DBCR0[IDM]=1.
15
Program: trap
Condition specified in tw or twi instruction met and not a
debug trap exception
15
System call
Execution of the system call (sc, se_sc) instruction.
8
SPE floating-point
data
NaN, infinity, or denormalized data detected as input or
output, or underflow, overflow, divide by zero, or invalid
operation in the SPE APU.
33
SPE round
Inexact result
34
Alignment
lmw, stmw, lwarx, or stwcx. Not word aligned. dcbz with
cache disabled or not present
5
Debug with
concurrent DTLB or
data storage
interrupt:
DAC/IAC linked(2)
DAC unlinked2
Debug with concurrent DTLB or data storage interrupt.
DBSR[IDE] also set.
Data address compare linked with instruction address
compare
Data address compare unlinked
Note: Exceptions require corresponding debug event
enabled, MSR[DE]=1, and DBCR0[IDM]=1. In this case, the
debug exception is considered imprecise and DBSR[IDE] is
set. Saved PC points to the load or store instruction causing
the DAC event.
15
Data TLB error
Data translation lookup miss in the TLB.
13
Data storage
Access control.
Byte ordering due to misaligned access across page
boundary to pages with mismatched E bits.
Precise external termination error (
p_tea_b assertion and
precise recognition) and MSR[EE]=1
2
Debug: IRPT
Debug: CIRPT
Interrupt taken (non-critical)
Critical interrupt taken (critical only)
Note: Exceptions require corresponding debug event
enabled, MSR[DE]=1 and DBCR0[IDM]=1.
15
Table 148.
e200z3 exception priorities (continued)
Priority
Exception
Cause
IVOR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com