Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 191 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 191 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 187Page - STMicroelectronics UM0434 Datasheet HTML 188Page - STMicroelectronics UM0434 Datasheet HTML 189Page - STMicroelectronics UM0434 Datasheet HTML 190Page - STMicroelectronics UM0434 Datasheet HTML 191Page - STMicroelectronics UM0434 Datasheet HTML 192Page - STMicroelectronics UM0434 Datasheet HTML 193Page - STMicroelectronics UM0434 Datasheet HTML 194Page - STMicroelectronics UM0434 Datasheet HTML 195Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 390 page
background image
Memory management unit
UM0434
192/391
7
Memory management unit
This chapter describes the implementation details of the e200z3 core complex MMU relative
to the Book E architecture and the Freescale Book E standards.
7.1
Overview
The e200z3 memory management unit is a 32-bit PowerPC Book E–compliant
implementation.
7.1.1
MMU features
The MMU of the e200z3 core has the following feature set:
●
Freescale Book E implementation standard (EIS) MMU architecture compliant
●
32-bit effective address translated to 32-bit real address (using a 41-bit interim virtual
address)
●
16-entry, fully associative, translation lookaside buffer (TLB1) that supports the nine
page sizes (4 Kbytes, 16 Kbytes, 64 Kbytes, 256 Kbytes, 1 Mbyte, 4 Mbytes,
16 Mbytes, 64 Mbytes, 256 Mbytes), shown in
Table 151
●
One 32-bit PID register (PID0) for supporting up to 255 translation IDs at any time in
the TLB
●
No page table format defined; software is free to use its own page table format
●
Hardware assist for TLB miss exceptions
●
TLB1 managed by tlbre, tlbwe, tlbsx, tlbsync, and tlbivax instructions and six MMU
assist (MAS) registers
●
IPROT bit implemented in TLB1 prevents invalidations, protecting critical entries (so
designated by having the IPROT bit set) from being invalidated.
7.1.2
TLB entry maintenance features summary
The TLB entries of the e200z3 core complex must be loaded and maintained by the system
software; this includes performing any required table search operations in memory. The
e200z3 provides support for maintaining TLB entries in software with the resources shown
in
Table 150. Note that many of these features are defined at the Freescale Book E level.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com