Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 316 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 316 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 312Page - Infineon Technologies AG PEB2256HT Datasheet HTML 313Page - Infineon Technologies AG PEB2256HT Datasheet HTML 314Page - Infineon Technologies AG PEB2256HT Datasheet HTML 315Page - Infineon Technologies AG PEB2256HT Datasheet HTML 316Page - Infineon Technologies AG PEB2256HT Datasheet HTML 317Page - Infineon Technologies AG PEB2256HT Datasheet HTML 318Page - Infineon Technologies AG PEB2256HT Datasheet HTML 319Page - Infineon Technologies AG PEB2256HT Datasheet HTML 320Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 316 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
316
2002-08-27
Interrupt Status Register 3 (Read)
All bits are reset when ISR3 is read.
If bit GCR.VIS is set, interrupt statuses in ISR3 are flagged although they are masked by
register IMR3. However, these masked interrupt statuses neither generate a signal on
INT, nor are visible in register GIS.
ES
Errored Second
This bit is set if at least one enabled interrupt source by ESM is set
during the time interval of one second. Interrupt sources of ESM
register:
LFA
= Loss of frame alignment detected (FRS0.LFA)
FER = Framing error received
CER = CRC error received
AIS
= Alarm indication signal (FRS0.AIS)
LOS = Loss-of-signal (FRS0.LOS)
CVE = Code violation detected
SLIP = Receive Slip positive/negative detected
EBE = E-Bit error detected (RSP.RS13/15)
SEC
Second Timer
The internal one-second timer has expired. The timer is derived from
clock RCLK or external pin SEC/FSC.
LMFA16
Loss of Multiframe Alignment TS 16
Multiframe alignment of time slot 16 has been lost if two consecutive
multiframe pattern are not detected or if in 16 consecutive time slot 16
all bits are reset.
If register GCR.SCI is high this interrupt status bit is set with every
change of state of FRS1.TS16LFA.
AIS16
Alarm Indication Signal TS 16 Status Change
The alarm indication signal AIS in time slot 16 for the 64 kbit/s channel
associated signaling is detected or cleared. A change in bit
FRS1.TS16AIS sets this interrupt. (This bit is set if the incoming TS
16 signal contains less than 4 zeros in each of two consecutive TS16-
multiframe periods.)
70
ISR3
ES
SEC
LMFA16
AIS16
RA16
RSN
RSP
(6B)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com