| Electronic Components Datasheet Search |
|
PEB2256HT Datasheet(PDF) 111 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEB2256HT Datasheet(HTML) 111 Page - Infineon Technologies AG |
|
111 / 490 page ![]() FALC56 V1.2 PEB 2256 Functional Description E1 Data Sheet 111 2002-08-27 4.5.2.1 Transmit Offset Programming The pulse length of SYPX is always the basic E1 bit width (488 ns), independent of the selected system highway clock and data frequency. SYPX Offset Calculation T: Time between beginning of SYPX pulse and beginning of next frame (time slot 0, bit 0), measured in number of SCLKX clock intervals maximum delay: T max =(256 × SC/SD)-1 SD: Basic data rate; 2.048 Mbit/s SC: System clock rate; 2.048, 4.096, 8.192, or 16.384 MHz X: Programming value to be written to registers XC0 and XC1 (see page 237). 0 ≤ T ≤ 4: X = 4 - T 5 ≤ T ≤ T max: X = 256 × SC/SD - T + 4 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |