Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 114 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 114 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 110Page - Infineon Technologies AG PEB2256HT Datasheet HTML 111Page - Infineon Technologies AG PEB2256HT Datasheet HTML 112Page - Infineon Technologies AG PEB2256HT Datasheet HTML 113Page - Infineon Technologies AG PEB2256HT Datasheet HTML 114Page - Infineon Technologies AG PEB2256HT Datasheet HTML 115Page - Infineon Technologies AG PEB2256HT Datasheet HTML 116Page - Infineon Technologies AG PEB2256HT Datasheet HTML 117Page - Infineon Technologies AG PEB2256HT Datasheet HTML 118Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 490 page
background image
FALC56 V1.2
PEB 2256
Functional Description E1
Data Sheet
114
2002-08-27
4.6
Test Functions (E1)
4.6.1
Pseudo-Random Binary Sequence Generation and Monitor
The FALC56 has the ability to generate and monitor 2
15-1 and 220-1 pseudo-random
binary sequences (PRBS). The generated PRBS pattern is transmitted to the remote end
on pins XL1/2 or XDOP/N and can be inverted optionally. Generating and monitoring of
PRBS pattern is done according to ITU-T O.151.
The PRBS monitor senses the PRBS pattern in the incoming data stream.
Synchronization is done on the inverted and non-inverted PRBS pattern. The current
synchronization status is reported in status and interrupt status registers. Enabled by bit
LCR1.EPRM each PRBS bit error increments an error counter (CEC2). Synchronization
is reached within 400 ms with a probability of 99.9% at a bit error rate of up to 10
-1.
The PRBS generator and monitor can be used to handle either a framed
(TPC0.FRA = 1) or an unframed (TPC0.FRA = 0) data stream.
4.6.2
Remote Loop
In the remote loop-back mode the clock and data recovered from the line inputs RL1/2
or RDIP/RDIN are routed back to the line outputs XL1/2 or XDOP/XDON through the
analog or digital transmitter. As in normal mode they are also processed by the
synchronizer and then sent to the system interface. The remote loop-back mode is
selected by setting the corresponding control bits LIM1.RL and LIM1.JATT. Received
data can be looped with or without the transmit jitter attenuator (FIFO).
Figure 37
Remote Loop (E1)
ITS09750
RDO
XDI
RCLK
RL1
RL2
XL1
XL2
FIFO
XCLK
RCLK
DCO-R/X
Framer
Rec.
Framer
Trans.
Store
Elast.
Elast.
Store
Recovery
Data
Clock +
MUX
MUX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com