Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 172 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 172 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 168Page - Infineon Technologies AG PEB2256HT Datasheet HTML 169Page - Infineon Technologies AG PEB2256HT Datasheet HTML 170Page - Infineon Technologies AG PEB2256HT Datasheet HTML 171Page - Infineon Technologies AG PEB2256HT Datasheet HTML 172Page - Infineon Technologies AG PEB2256HT Datasheet HTML 173Page - Infineon Technologies AG PEB2256HT Datasheet HTML 174Page - Infineon Technologies AG PEB2256HT Datasheet HTML 175Page - Infineon Technologies AG PEB2256HT Datasheet HTML 176Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 490 page
background image
FALC56 V1.2
PEB 2256
Functional Description T1/J1
Data Sheet
172
2002-08-27
Figure 62
1.544 MHz Receive Signaling Highway (T1/J1)
5.5.2
Transmit System Interface (T1/J1)
Compared to the receive paths the inverse functions are performed for the transmit
direction.
The interface to the transmit system highway is realized by two data buses, one for the
data XDI and one for the signaling data XSIG. The time slot assignment is equivalent to
the receive direction. All unequipped (idle) time slots are ignored.
Latching of data is controlled by the system clock (SCLKX or SCLKR) and the
synchronization pulse (SYPX/XMFS) in combination with the programmed offset values
for the transmit time slot/clock slot counters XC1/0. The frequency of the working clock
2.048/4.096/8.192/16.384 MHz or 1.544/3.088/6.176/12.352 MHz for the transmit
system interface is programmable by SIC1.SSC1/0 and SIC2.SSC2. Refer also
Table 44.
The received bit stream on ports XDI and XSIG can be multiplexed internally on a time
slot basis, if enabled by SIC3.TTRF = 1. The data received on port XSIG can be sampled
if the transmit signaling marker XSIGM is active high. Data on port XDI is sampled if
XSIGM is low for the corresponding time slot. Programming the XSIGM marker is done
with registers TTR(4:1).
Note: XSIG is required in the last frame of a multiframe only and ignored in all other
frames.
F0134
A B C D
4 5 6 7
0 1 2 3 4 5 6 7
TS23
TS0
TS1
A B C D
0 1 2 3 4 5 6 7
TS23
RSIG
RDO
SCLKR
SYPR
T
125 µs
T
= Time slot offset (RC0, RC1)
F= FS/DL-bit
ABCD, ABAB
= Signaling bits for time slots 1...23
0 1 2 3 4 5 6 7
A B C D
A B C D
F
F
F
F
ESF
F12
A B A B
A B A B
RSIG
A B A B
A B A B
F
F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com