Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 115 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 115 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 111Page - Zilog, Inc. Z80 Datasheet HTML 112Page - Zilog, Inc. Z80 Datasheet HTML 113Page - Zilog, Inc. Z80 Datasheet HTML 114Page - Zilog, Inc. Z80 Datasheet HTML 115Page - Zilog, Inc. Z80 Datasheet HTML 116Page - Zilog, Inc. Z80 Datasheet HTML 117Page - Zilog, Inc. Z80 Datasheet HTML 118Page - Zilog, Inc. Z80 Datasheet HTML 119Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

In addition, bits 7, 6, 3, and 2 of the variable-timing byte allow termination
of various lines 1/2 cycle earlier than specified in bits 1 and 0. The chapter
on “Timing” illustrates and describes the effect of this in detail.
Particular note must be taken of the IORQ line when variable-cycle timing
is used in sequential transfers or transfer/searches. In I/O-to-memory or
memory-to-I/O operation, the memory port must be programmed to allow
its IORQ line to end early. (The IORQ line normally has nothing to do with
memory). However, this requirement does not apply to the CMOS DMA
counter controller. If an I/O-to-I/O operation is being performed, both ports
must have their IORQ lines end early. When the variable-timing feature is
employed the IORQ line changes logic levels off a different clock cycle
edge than the other control lines.
Figure 41.
Write Register 1 Group
D7 D6 D5 D4 D3 D2 D1 D0
Base Register Byte
00
0
1
1
1
0
1
= Port A Address Decrements
0 = Port A is Memory
0 = Port A is I/O
Port A Variable
00
0
1
1
1
0
1
= Cycle Length = 3
= Cycle Length = 2
=Do Not Use
= Port A Address Increments
= Port A Address Fixed
Timing Byte
= Cycle Length = 4
WR Ends 1/2 Cycle Early = 0
RD Ends 1/2 Cycle Early = 0
MREQ Ends 1/2 Cycle Early = 0
0= IORQ Ends 1/2 Cycle Early
00
00
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com