Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 119 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 119 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 115Page - Zilog, Inc. Z80 Datasheet HTML 116Page - Zilog, Inc. Z80 Datasheet HTML 117Page - Zilog, Inc. Z80 Datasheet HTML 118Page - Zilog, Inc. Z80 Datasheet HTML 119Page - Zilog, Inc. Z80 Datasheet HTML 120Page - Zilog, Inc. Z80 Datasheet HTML 121Page - Zilog, Inc. Z80 Datasheet HTML 122Page - Zilog, Inc. Z80 Datasheet HTML 123Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

Starting Address (Port B)
The starting address for Port B in the next two bytes may be specified by
setting bits 2 and 3 of the base register to 1. This is only needed if Port B is
used, and then it specifies the first address at which a byte is read from or
written to, depending on whether the port is declared a source or destination
in WR0. If Port B is to be a fixed-address destination, see “Fixed-Address
Destination Ports” on page 121.
Interrupts
Bit 4 of the base register byte can point to the interrupt control byte, and
bits 4 and 3 of the interrupt control byte can point to the interrupt vector and
pulse control bytes, respectively. The interrupt control byte also specifies
one or more of the following three interrupt conditions:
• Interrupt on match(bit0), if stop on matchor stoponend-of-blockis
also programmed
• Interrupt at end-of-block (bit 1), if stop on end-of-block is also
programmed
• Interrupt on Ready (bit 6), for example, interrupt before requesting
the bus when the Ready line becomes active
Setting any of these bits to 1 enables the interrupt condition but not the
interrupt circuitry itself, which is enabled either through the ENABLE
INTERRUPTS command in WR6 or through bit 5 in WR3. Interrupts do
not occur on these conditions if their associated bits are 0 in the interrupt
control byte. Table 13 and Table 15 in the previous chapter apply to these
interrupt conditions because the DMA releases the bus (stops) before inter-
rupting the CPU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com