Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 196 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 196 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 192Page - Zilog, Inc. Z80 Datasheet HTML 193Page - Zilog, Inc. Z80 Datasheet HTML 194Page - Zilog, Inc. Z80 Datasheet HTML 195Page - Zilog, Inc. Z80 Datasheet HTML 196Page - Zilog, Inc. Z80 Datasheet HTML 197Page - Zilog, Inc. Z80 Datasheet HTML 198Page - Zilog, Inc. Z80 Datasheet HTML 199Page - Zilog, Inc. Z80 Datasheet HTML 200Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Parallel Input/Output

• Four modes of port operation with interrupt-controlled handshake:
–
Byte Output
–
Byte Input
–
Byte Bidirectional Bus (available on Port A only)
–
Bit Control Mode
• Daisy-chain priority interrupt logic, allowing automatic interrupt
vectoring without external logic
• Eight outputs capable of driving darlington transistors
• Fully TTL-compatible inputs and outputs
• Single 5V supply and single-phase clock required
PIO ARCHITECTURE
Overview
Figure 1 illustrates ablock diagram of the Z80 PIO. The internal structure of
the Z80 PIO consists of a Z80 CPU bus interface, internal control logic,
Port A I/O logic, Port B I/O logic, and interrupt control logic. The CPU bus
interface logic allows the PIO to interface directly to the Z80 CPU with no
other external logic. However, address decoders and/or line buffers may be
required for large systems. The internal control logic synchronizes the CPU
data bus to the peripheral device interfaces (Port A and Port B). The two
I/O ports (A and B) are virtually identical and are used to interface directly
to peripheral devices.
Figure 2 depicts the Port I/O logic is composed of 6 registers with hand-
shake control logic. The registers include: an 8-bit data input register, an
8-bit data output register, a 2-bit mode control register, an 8-bit mask
register, an 8-bit input/output select register, and a 2-bit mask control
register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com