Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 277 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 277 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 273Page - Zilog, Inc. Z80 Datasheet HTML 274Page - Zilog, Inc. Z80 Datasheet HTML 275Page - Zilog, Inc. Z80 Datasheet HTML 276Page - Zilog, Inc. Z80 Datasheet HTML 277Page - Zilog, Inc. Z80 Datasheet HTML 278Page - Zilog, Inc. Z80 Datasheet HTML 279Page - Zilog, Inc. Z80 Datasheet HTML 280Page - Zilog, Inc. Z80 Datasheet HTML 281Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 277 / 330 page
background image
Z80 CPU Peripherals
User Manual
UM008101-0601
Serial Input/Output
257
“Synchronous Operation” on page 238 section for more details on the
interrupt modes.
After reset, or when the transmitter is not enabled, the Transmit Data output
is held marking. Break may be programmed to generate a spacing line.
With the transmitter fully initialized and enabled, continuous flags are
transmitted on the Transmit Data output.
An abort sequence may be sent by issuing the Send Abort command WR0
CMD1). The Send Abort command causes at least 8, but less than 14, 1s to
be sent before the line reverts to continuous flags. It is possible that the
Abort sequence (eight 1s) could follow up to five continuous 1 bits
(allowed by the zero insertion logic) and thus cause up to thirteen 1s to be
sent. Any data being transmitted and any data in the transmit buffer is lost
when an abort is issued.
When required, an extra 0 is automatically inserted when five contiguous
1s occur in the data stream. Automatic insertion does not apply to flags or
aborts.
Data Transfer and Status Monitoring
SDLC mode allows several combinations of interrupts and Wait/Ready
functions.
Data Transfer Using Interrupts
If the Transmit Interrupt Enable bit is set, an interrupt is generated when the
buffer becomes empty. The interrupt may be satisfied either by writing
another character to the transmitter or by resetting the Transmit Interrupt
Pending latch with a Reset Transmitter Pending command (WR0, CMD5).
If the interrupt is satisfied with this command and no more is written to the
transmitter, then no more transmitter interrupts occur. The result is a
Transmit Underrun condition. When another character is written and sent,
the transmitter can again become empty and interrupt the CPU. Following
the flags in an SDLC operation, the 8-bit address field, control field and



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com