| Electronic Components Datasheet Search |
|
TMS320VC5502 Datasheet(PDF) 133 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5502 Datasheet(HTML) 133 Page - Texas Instruments |
|
133 / 189 page ![]() www.ti.com 5.6.4 Clock Generation in Lock Mode (APLL Synthesis Enabled) N + M D 0 TMS320VC5502 Fixed-Point Digital Signal Processor SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004 The frequency of the reference clock provided at the CLKIN pin can be multiplied by a synthesis factor of N to generate the internal CPU clock cycle. The synthesis factor is determined by: where: • M = the multiply factor set in the PLLM field of the PLL Multiplier Control Register (PLLM) • D 0 = the divide factor set in the PLLDIV0 field of the PLL Divider 0 Register (PLLDIV0) Valid values for M are (multiply by) 2 to 15. Valid values for D0 are (divide by) 1 – 32. For detailed information on clock generation configuration, see Section 3.10, System Clock Generator. Table 5-4 and Table 5-5 assume testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 5-4). Table 5-4. CLKIN in Lock Mode Timing Requirements VC5502-200 VC5502-300 NO. UNIT MIN MAX C7 tc(CI) Cycle time, CLKIN(1) APLL synthesis enabled 10(2) 83.3 ns C8 tf(CI) Fall time, CLKIN 10 ns C9 tr(CI) Rise time, CLKIN 10 ns (1) If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in Table 5-1. (2) The clock frequency synthesis factor and minimum CLKIN cycle time should be chosen such that the resulting CLKOUT cycle time is within the specified range [tc(CO)]. Table 5-5. CLKOUT in Lock Mode Switching Characteristics VC5502-200 VC5502-300 NO. PARAMETER UNIT MIN TYP MAX C1 tc(CO) Cycle time, CLKOUT 6.66 K * tc(CI)/N(1) 14.29 ns C3 tf(CO) Fall time, CLKOUT 3 ns C4 tr(CO) Rise time, CLKOUT 3 ns C5 tw(COL) Pulse duration, CLKOUT low K * tc(CI) /2N – 1 K * tc(CI) /2N + 1 ns C6 tw(COH) Pulse duration, CLKOUT high K * tc(CI) /2N – 1 K * tc(CI) /2N + 1 ns (1) N = Clock frequency synthesis factor. K = divider ratio between CPU clock and system clock selected as CLKOUT. For example, when SYSCLK1 is selected as CLKOUT and SYSCLK1 is set to the CPU clock divided by four, use K = 4. 133 Specifications |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |