Electronic Components Datasheet Search
  English  ▼

X  

PC87382 Datasheet(PDF) 32 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87382
Description  LPC-to-LPC Switch for Docking Stations, with Fast Infrared Port, Serial Port and GPIOs
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87382 Datasheet(HTML) 32 Page - National Semiconductor (TI)

Back Button PC87382 Datasheet HTML 28Page - National Semiconductor (TI) PC87382 Datasheet HTML 29Page - National Semiconductor (TI) PC87382 Datasheet HTML 30Page - National Semiconductor (TI) PC87382 Datasheet HTML 31Page - National Semiconductor (TI) PC87382 Datasheet HTML 32Page - National Semiconductor (TI) PC87382 Datasheet HTML 33Page - National Semiconductor (TI) PC87382 Datasheet HTML 34Page - National Semiconductor (TI) PC87382 Datasheet HTML 35Page - National Semiconductor (TI) PC87382 Datasheet HTML 36Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 72 page
background image
3.0 Device Architecture and Configuration (Continued)
www.national.com
32
Revision1.2
3.10 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION
3.10.1 General Description
The GPIO functional block includes eight pins arranged in two 8-bit ports:
q
Port 0 contains five GPIOE pins (i.e., GPIO pins with event detection).
q
Port 2 contains three GPIO pins (i.e., GPIO pins without event detection).
All pins in port 0 have full event detection capability, enabling them to trigger the assertion of IRQ signals. Pins in port 2 do
not have event detection capability. The runtime registers associated with the two ports are arranged in the GPIO address
space as shown in Table 17. The GPIO base address is 16-byte aligned. Address bits 3-0 are used to indicate the register
offset.
Table 17. Runtime Registers in GPIO Address Space
3.10.2 Implementation
The standard GPIO port with event detection capability (such as port 0) has four runtime registers. Each pin is associated
with a GPIO Pin Configuration register that includes seven configuration bits. Port 2 is a non-standard port that does not
support event detection, and therefore differs from the generic model as follows:
q
It has two runtime registers for basic functionality: GPDO2 and GPDI2. Event detection registers GPEVEN2 and
GPEVST2 are not available.
q
Only bits 3-0 are implemented in the GPIO Pin Configuration register of port 2. Bits 6-4, associated with the event
detection functionality, are reserved.
Offset
Mnemonic
Register Name
Port
Type
00h
GPDO0
GPIO Data Out 0
0
R/W
01h
GPDI0
GPIO Data In 0
RO
02h
GPEVEN0 GPIO Event Enable 0
R/W
03h
GPEVST0 GPIO Event Status 0
R/W1C
04h-07h
Reserved
08h
GPDO2
Data Out 2
2
R/W
09h
GPDI2
Data In 2
RO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com