| Electronic Components Datasheet Search |
|
PC87382 Datasheet(PDF) 51 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87382 Datasheet(HTML) 51 Page - National Semiconductor (TI) |
|
51 / 72 page ![]() 7.0 Legacy Functional Blocks (Continued) Revision 1.2 51 www.national.com 7.2 IR FUNCTIONALITY (IR) 7.2.1 General Description This functional block provides advanced, versatile serial communications features with IR capabilities. It supports six modes of operation: UART, Sharp-IR, IrDA 1.0 SIR (hereafter SIR), Consumer Electronic IR (also called TV Remote or Consumer remote control, hereafter CEIR), IrDA 1.1 MIR, and FIR. In UART mode, the Serial Port can function in 16450-Compatible mode, 16550-Compatible mode, or Extended mode. This chapter describes general implementation of the Enhanced Serial Port with Fast IR. For device specific implementation, see Device Architecture and Configuration in the datasheet of the rel- evant device. Note: UART operation of IR module is not supported in PC87382. Existing 16550-based legacy software is completely and transparently supported. Organization and specific fallback mech- anisms switch the Serial Port to 16550-Compatible mode on reset or when initialized by 16550 software. This module has two DMA channels; the device can use either one or both of them. One channel is required for IR-based applications, since IR communication works in half-duplex fashion. Two channels would normally be needed to handle high- speed, full-duplex, UART-based applications. 7.2.2 Register Bank Overview Eight register banks, each containing eight registers, control the module operation. All registers use the same 8-byte address space to indicate offsets 00h-07h. The active bank must be selected by the software. The register bank organization enables access to the banks as required for activation of all module modes, while maintaining transparent compatibility with 16450 or 16550 software. The Bank Selection register (BSR) selects the active bank and is common to all banks; see Figure 13. Therefore, each bank defines seven new registers. The default bank selection after system reset is 0. Figure 13. IR Register Bank Architecture Table 29 shows the main functions of the registers in each bank. Banks 0-3 control both UART and IR modes of operation; banks 4-7 control and configure the IR modes only. BANK 0 BANK 1 BANK 2 BANK 3 BANK 4 BANK 5 BANK 6 BANK 7 Offset 07h Offset 06h Offset 05h Offset 04h LCR / BSR Offset 02h Offset 01h Offset 00h Common Register Throughout All Banks IR Special Banks (Banks 4-7) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |