Electronic Components Datasheet Search
  English  ▼

X  

CL-PD6722 Datasheet(PDF) 79 Page - Cirrus Logic

Part # CL-PD6722
Description  ISA-TOOPC-CARD HOST ADAPTERS
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CL-PD6722 Datasheet(HTML) 79 Page - Cirrus Logic

Back Button CL-PD6722 Datasheet HTML 75Page - Cirrus Logic CL-PD6722 Datasheet HTML 76Page - Cirrus Logic CL-PD6722 Datasheet HTML 77Page - Cirrus Logic CL-PD6722 Datasheet HTML 78Page - Cirrus Logic CL-PD6722 Datasheet HTML 79Page - Cirrus Logic CL-PD6722 Datasheet HTML 80Page - Cirrus Logic CL-PD6722 Datasheet HTML 81Page - Cirrus Logic CL-PD6722 Datasheet HTML 82Page - Cirrus Logic CL-PD6722 Datasheet HTML 83Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 128 page
background image
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
79
PRELIMINARY DATA SHEET v3.1
USING GPSTB PINS FOR EXTERNAL PORT CONTROL
(CL-PD6722 only)
12.2 Example Implementations of GPSTB-Controlled Read and Write Ports
Figure 12-1. Example GPSTB Write Port (Extension Control 2 bits 4:3 are ‘10’)
In this mode, Extension Control 2 register bit 4 is set to ‘1’ enabling the GPSTB pin to function as a write
strobe. Writes to the respective extended index 0Ah cause the respective GPSTB to go active (low) for
the duration of the system’s IOW* pulse.
On writes, data is written to both the external latch and the internal shadow copy of the External Data
register. A read of the respective extended index 0Ah would produce the last value written to the latch.
Connection of the ISA bus PWRGOOD signal to the external latch ensures that the latch assumes all ‘0’s
at its outputs when the CL-PD67XX is reset.
Figure 12-2. Example GPSTB Read Port (Extension Control 2 bits 4:3 are ‘01’)
In this mode, Extension Control 2 register bit 3 is set to ‘1’, enabling the respective GPSTB pin to function
as a read strobe. Reads from the corresponding extended index 0Ah cause GPSTB to go active (default
active level is low) for the duration of the system’s IOR* pulse.
NOTE: Data is still written to the shadowed External Data register on writes to Extended Index 0Ah but is not
visible.
IOW*
IOW*
SD[15:0]
SD[15:0]
GPSTB
Latch
CK
O0
D
RES
EXT_WR*
SD[15:8]
(16-bit bus)
General-
Purpose
Outputs
O7
PWRGOOD
Pull-up†
† Pull-up resistor, or set Extension Control 2 bit 2 to ‘1’ for totem-pole output.
(for example, ’374)
CL-PD6722
IOR*
IOR*
SD[15:0]
SD[15:0]
GPSTB
Tristate Buffer
D7
O
D0
OE
EXT_RD*
SD[15:8]
(16-bit bus)
General-
Purpose
Inputs
† Pull-up resistor, or set Extension Control 2 bit 2 to ‘1’ for totem-pole output.
Pull-up†
(for example, ’244)
CL-PD6722



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com