CL-PD6722 datasheet(17/128 Pages) CIRRUS

17 / 128 page

CL-PD6710/’22

ISA–to–PC-Card Host Adapters

May 1997

PRELIMINARY DATA SHEET v3.1

PIN INFORMATION

-WE

Write Enable: For non-DMA transfers,

this signal goes active (low) to indicate

a memory write to the socket.

During a DMA read (when -IOWR is

active), this signal goes low if the ISA

output TC is active (high), indicating to

the card that the system’s terminal

count signal is active. During DMA

writes (when -IORD is active), this out-

put remains high.

O-TS

2 or 3

2 mA

-IORD

I/O Read: This output is driven low for

I/O reads from the socket.

O-TS

2 or 3

2 mA

-IOWR

I/O Write: This output is driven low for

I/O writes to the socket.

O-TS

2 or 3

2 mA

WP/

-IOIS16 †

Write Protect / I/O Is 16-Bit: In Mem-

ory Card Interface mode (Interrupt and

General Control register, bit 5 is equal

to ‘0’), this input is the status of the PC

card write protect switch.

In I/O Card Interface mode, a low on

this input indicates that the I/O

address being accessed is capable of

16-bit operation.

In DMA mode, this pin can be pro-

grammed as the -DREQ input from a

DMA-capable PC Card.

131

I-PU

2 or 3

–

-INPACK †

Input Acknowledge: This input indi-

cates to the CL-PD67XX that the PC

Card supports I/O access at the cur-

rent address. A PC Card activates this

input during IORD cycles to which the

card can respond.

In DMA mode, this pin can be pro-

grammed as the -DREQ input from a

DMA-capable PC Card.

119

I-PU

2 or 3

–

RDY/

-IREQ †

Ready / Interrupt Request: In Mem-

ory Card Interface mode, this input is

readable as the status of bit 5 of the

Interface Status register, which is

used by a PC Card to signal system

software of its ready or busy state.

In I/O Card Interface mode, this active-

low input indicates an interr upt

request.

101

I-PU

2 or 3

–

Table 2-2.

Socket Interface Pins (cont.)

Pin Name1

Description2

Pin Number

Qty

I/O

Pwr.

Drive

CL-PD6710

CL-PD6722

Socket A

Socket B

1 To differentiate the sockets, all CL-PD6722 pin names have either A_ or B_ prepended to the pin names indicated. For

example, A_A[25:0] and B_A[25:0] are the independent address buses to the sockets.

2 When a socket is configured as an ATA drive interface, socket interface pin functions change. See Table 11-1 on page 75.

CL-PD6722 Datasheet(PDF) 17 Page - Cirrus Logic

CL-PD6722 Datasheet(HTML) 17 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL