 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PC87427 Datasheet(PDF) 9 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87427 Datasheet(HTML) 9 Page - National Semiconductor (TI) |
|
|
9 / 46 page  1.0 Signal/Pin Connection and Description (Continued) Revision 1.0 9 www.national.com 1.4 DETAILED SIGNAL/PIN DESCRIPTIONS This section describes all PC87427 signals. 1.4.1 LPC Interface 1.4.2 SMBus (SMB) Interface 103 GPIO GPIOE15 Serial Interface 2 DSR2 SIOCFC.GP1AMUX 104 GPIOE14 SIN2 105 GPIOE13 RTS2 106 GPIOE12 SOUT2 107 GPIOE11 CTS2 SIOCFC.GP1AMUX 108 Straps XCNF1 DTR2_BOUT2 109 GPIOE10 DCD2 SIOCFC.GP1AMUX 124 GPIO00 LPC CLKRUN SIOCF2.CLKRNMUX 125 GPIO01 KBC KBCLK SIOCF2.NOKBC 126 GPIO02 KBDAT 127 GPIO03 MCLK 128 GPIO04 MDAT Signal Pin(s) I/O Buffer Type Power Well Description LAD3-01 1. This pin is neither 5-Volt tolerant nor back-drive protected. 110-113 I/O INPCI/OPCI VDD LPC Address-Data. Multiplexed command, address bidirectional data, and cycle status. LCLK1 114 I INPCI VDD LPC Clock. Derived from the PCI clock (up to 33 MHz). LFRAME1 117 I INPCI VDD LPC Frame. Low pulse indicates the beginning of a new LPC cy- cle or termination of a broken cycle. LDRQ1 118 O OPCI VDD LPC DMA Request. Encoded DMA request for LPC Interface. LRESET1 120 I INPCI VDD LPC Reset. Derived from the PCI system reset. SERIRQ1 119 I/O INPCI/OPCI VDD Serial IRQ. The interrupt requests are serialized over a single pin, where each IRQ level is delivered during a designated time slot. CLKRUN1 124 I/O INPCI/ODPCI VDD Clock Run. Indicates that LCLK is going to be stopped and re- quests full-speed LCLK (same behavior as PCI CLKRUN). Signal Pin(s) I/O Buffer Type Power Well Description SMBCLK 47 I/O INSM/OD6 VSB SMBus Clock. An internal pull-up for this pin is optional. SMBDAT 46 I/O INSM/OD6 VSB SMBus Serial Data. An internal pull-up for this pin is optional. SMBALERT35 O OD6 VSB SMBus Alert. SMBus Interrupt line. An internal pull-up for this pin is optional Table 2. Pin Multiplexing Configuration (Continued) Pin Functional Block Signal Functional Block Signal Functional Block Signal Functional Block Signal Configuration Select |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
