 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PC87427 Datasheet(PDF) 16 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87427 Datasheet(HTML) 16 Page - National Semiconductor (TI) |
|
|
16 / 46 page  1.0 Signal/Pin Connection and Description (Continued) www.national.com 16 Revision 1.0 1.4.11 Watchdog 1.4.12 Clocks 1.4.13 Configuration Straps Note: All external pull-down resistors must be connected to VSS. Signal Pin(s) I/O Buffer Type Power Well Description WDO 54 O O3/6 VSB Watchdog Out. An active pulse (low) of a fixed width; it is generated when a watchdog time-out occurs. Signal Pin(s) I/O Buffer Type Power Well Description 32KX1_32KCLKIN1 1. This pin is not 5-volt tolerant. 42 I INOSC VPP 32.768 KHz Crystal Input. Input from external crystal oscillator circuitry. 32.768 KHz Clock Oscillator Input. Input from external clock oscillator device.2 2. If the input clock is in TRI-STATE while VSB is off, it is recommended to connect an external 10 KΩ pull-down resistor to this pin. 32KX23 3. This pin is neither 5-volt tolerant nor back-drive protected. 44 O OOSC VPP 32.768 KHz Crystal Oscillator Output. Output to external crystal oscillator circuitry. LFCKOUT 45 O O3/6 VSB Low Frequency Clock Output. The Real-Time Clock frequency (32.768 KHz), or a 1 Hz clock output. CLKIN 56 I INTS VSB 4 4. The CLKIN signal source can be VDD powered. Clock Input. 48 MHz for the Legacy functions, or no input clock. HFCKOUT 13 O O14/14 VSB High Frequency Clock Output. Clock output for system use. Signal Pin(s) I/O Buffer Type Power Well Description BADDR 100 I INTS VDD Base Address. Sampled at VDD Power-Up reset to determine the base address of the configuration Index-Data register pair, as follows: No pull-down resistor: 2Eh-2Fh 10 K Ω1 external pull-down resistor: 4Eh-4Fh TRIS 97 I INTS VDD TRI-STATE Device. Sampled at VDD Power-Up reset to force the device to float all its output and I/O pins, as follows: No pull-down resistor: Pins active 10 K Ω1 external pull-down resistor: Pins floating CKIN48 55 I INTS VSB CLKIN 48 MHz. Sampled at VSB Power-Up reset to determine the presence of the 48 MHz input clock at the CLKIN pin, as follows: No pull-down resistor: No clock 10 K Ω external pull-down resistor: 48 MHz clock |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
