Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PC87427 Datasheet(PDF) 19 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87427
Description  ServerI/O with SensorPathTM Health Monitoring
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87427 Datasheet(HTML) 19 Page - National Semiconductor (TI)

Back Button PC87427 Datasheet HTML 15Page - National Semiconductor (TI) PC87427 Datasheet HTML 16Page - National Semiconductor (TI) PC87427 Datasheet HTML 17Page - National Semiconductor (TI) PC87427 Datasheet HTML 18Page - National Semiconductor (TI) PC87427 Datasheet HTML 19Page - National Semiconductor (TI) PC87427 Datasheet HTML 20Page - National Semiconductor (TI) PC87427 Datasheet HTML 21Page - National Semiconductor (TI) PC87427 Datasheet HTML 22Page - National Semiconductor (TI) PC87427 Datasheet HTML 23Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 46 page
background image
1.0 Signal/Pin Connection and Description (Continued)
Revision 1.0
19
www.national.com
RI1
101
VSB
PU90
Pin can be left Not
Connected
RI2
102
VSB
PU90
Pin can be left Not
Connected
General-Purpose Input/Output (GPIO) Ports
GPIO00-04, 06-07
124-128, 10, 13
VSB or VDD
PU30
Programmable
GPIO05
82
VSB
PU1K25
Programmable
GPIOE10-15
1-6
VSB
PU30
Programmable
109, 107-103
GPIOE16-17
7, 8
VSB
PU30
Programmable
GPIO20-27
14-19, 83, 37
VSB
PU30
Programmable
GPIO30-37
61-64, 74, 73-71
VSB
PU30
Programmable
GPIOE40-47
21-22, 35, 49, 38, 51,
20, 32
VSB
PU30
Programmable
GPIO50-57
85-87, 91-89, 80-79
VSB
PU30
Programmable4
GPO60-63
54, 48, 45, 55
VSB
PU30
Programmable
Strap Configuration
BADDR
100
VDD
PU30
Strap5
TRIS
97
VDD
PU30
Strap5
CKIN48
55
VSB
PU30
Strap6
XCNF2-0
91, 108, 34
VSB
PU30
Strap6
SMBSA
48
VSB
PU30
Strap6
HFCKS
88
VSB
PU30
Strap6
TEST
89
VDD
PU30
Strap5
CTEST
52
VSB
PU30
Strap6
1. Default at reset: disabled.
2. Default at reset: enabled.
3. Disabled when VDD is off.
4. Disabled during VSB Power-Up reset.
5. Active only during VDD Power-Up reset.
6. Active only during VSB Power-Up reset.
Table 3. Internal Pull-Up and Pull-Down Resistors (Continued)
Signal
Pin(s)
Power Well
Type
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com