Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 175 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 175 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 171Page - PMC-Sierra, Inc PM6344 Datasheet HTML 172Page - PMC-Sierra, Inc PM6344 Datasheet HTML 173Page - PMC-Sierra, Inc PM6344 Datasheet HTML 174Page - PMC-Sierra, Inc PM6344 Datasheet HTML 175Page - PMC-Sierra, Inc PM6344 Datasheet HTML 176Page - PMC-Sierra, Inc PM6344 Datasheet HTML 177Page - PMC-Sierra, Inc PM6344 Datasheet HTML 178Page - PMC-Sierra, Inc PM6344 Datasheet HTML 179Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 175 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
162
Register 045H, 0C5H, 145H, 1C5H: TRAN Transmit Alarm/Diagnostic Control
Bit
Type
Function
Default
Bit 7
R/W
MTRK
0
Bit 6
R/W
FPATINV
0
Bit 5
R/W
SPLRINV
0
Bit 4
R/W
SPATINV
0
Bit 3
R/W
REMAIS
0
Bit 2
R/W
MFAIS
0
Bit 1
R/W
TS16AIS
0
Bit 0
R/W
AIS
0
MTRK:
The MTRK bit forces trunk conditioning (i.e., idle code substitution and
signaling substitution) when MTRK is a logic 1. This has the same effect as
setting data substitution to IDLE code on time slots 1-15 and 17-31 (setting
bits SUBS and DS[0] to binary 10 in time slots 1-15 and 17-31) and sourcing
the signaling data from the TPCSC stream, if SIGEN is logic 1. When SIGEN
is logic 0, TS16 will be treated the same as time slots 1-15 and 17-31 and will
contain data sourced from TIDL. TS0 data is determined by the control bits
associated with it and is independent of the value of MTRK.
FPATINV:
The FPATINV bit is a diagnostic control bit. When set to logic 1, FPATINV
forces the frame alignment signal (FAS) written into TS0 to be inverted (i.e.,
the correct FAS, 0011011, is substituted with 1100100); when set to logic 0,
the FAS is unchanged.
SPLRINV:
The SPLRINV bit is a diagnostic control bit. When set to logic 1, SPLRINV
forces the "spoiler bit" written into bit 2 of TS0 of NFAS frames to be inverted
(i.e., the spoiler bit is forced to 0); when set to logic 0, the spoiler bit is
unchanged.
SPATINV:
The SPATINV bit is a diagnostic control bit. When set to logic 1, SPATINV
forces the signaling multiframe alignment signal written into bits 1-4 of TS16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com