Electronic Components Datasheet Search
  English  ▼

X  

MFC2000 Datasheet(PDF) 295 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 295 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 291Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 292Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 293Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 294Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 295Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 296Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 297Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 298Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 299Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 295 / 426 page
background image
Hardware Description
MFC 2000 Multifunctional Peripheral Controller 2000
100723A
Conexant
15-15
After receiving the Stop bit, when FIFO mode is disabled, the SERIRQ and the RxBufFull will both rise to
a logic 1. RxBufFull and the SERIRQ will be cleared by reading of the SASData Register.
LSB
Stop Bit
MSB
Rd SerData
Start Bit
SASRXD
SASCs
RxBufFull
Figure 15-7. Asynchronous Receiver Byte Timing – FIFO mode disabled
When FIFO-mode is enabled, after receiving the stop bit, the SERIRQ and the RxBufFull will change to a logic 1
only if the receive FIFO becomes full as a result of adding that last byte. Both the interrupt and RxBufFull bit will
be cleared when the SASData Register is read.
SASCSn
SASRXD
RxFIFOEnb
Rxload
RxBufFull
SAS DATA RD
12
3
15 16
bytes
Figure 15-8. Asynchronous Receiver Byte Timing – FIFO mode enabled
The last feature of the FIFO mode is the timeout interrupt. In normal cases, the receive FIFO only causes an
interrupt when it is completely full. However, in the case where less than 16 bytes were received and no more
bytes are being sent to the SASIF, the timeout function tells the ARM that no data has been received within the
required amount of time, so a RxTimeoutIRQ occurs. The time required to cause this interrupt is based on the
baud rate and is 4 times the ammount of time that it would take to send one byte of data into the RxShift Register.
So if no byte is transferred from the RxShift Register to the receive FIFO, nor is any bit shifted onto the RxShift
Register in that time, then the RxTimeoutIRQ will occur. Here is an example of that:
SASCSn
SASRXD
RxFIFOEnb
Rxload
TxBaudend
SAS DATA RD
RxTimerElapsed
123
4
32 beats without a Rxload
Figure 15-9. Asynchronous Receiver FIFO Timeout
FIFO Mode Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com