 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MFC2000 Datasheet(PDF) 392 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MFC2000 Datasheet(HTML) 392 Page - List of Unclassifed Manufacturers |
|
|
392 / 426 page  MFC2000 Multifunctional Peripheral Controller 2000 Hardware Description 24-6 Conexant 100723A Address: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: Deferred Write Low Address (DefWrLoAddr) $01FF82AF Deferred Write Address [15] Deferred Write Address [14] Deferred Write Address [13] Deferred Write Address [12] Deferred Write Address [11] Deferred Write Address [10] Deferred Write Address [9] Deferred Write Address [8] Rst. Value 00h Read Value 00h Address: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: Deferred Write Low Address (DefWrLoAddr) $01FF82AE Deferred Write Address [7] Deferred Write Address [6] Deferred Write Address [5] Deferred Write Address [4] Deferred Write Address [3] Deferred Write Address [2] Deferred Write Address [1] Deferred Write Address [0] Rst Value 00h Read Value 00h Bit 15-0 Deferred Write Address [15:0] These sixteen bits, in conjunction with the seven bits of the Deferred Write High Address register, make up the deferred write address. It is a halfword address, not a byte address. Notes: 3. The deferred write address is a halfword address in the Countach Bus Subsystem address space. Countach DRAM address space is $000000–$3FFFFF and Countach Subsystem scratch pad address space is $400000–$4001FF. 4. Writing this register begins the deferred access operation. This register must be the last one written when initiating a deferred write access. 5. During a deferred write access, all deferred registers are locked out from ARM writes. 6. When the deferred write access completes, an interrupt is generated via the Countach DMA Done bit in the ARM Bus Interface Interrupt Status register. Address: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: Deferred Read Data (R) (DefRdData) $01FF82B1 Deferred Read Data [15] (R) Deferred Read Data [14] (R) Deferred Read Data [13] (R) Deferred Read Data [12] (R) Deferred Read Data [11] (R) Deferred Read Data [10] (R) Deferred Read Data [9] (R) Deferred Read Data [8] (R) Rst. Value 00h Read Value 00h Address: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: Deferred Read Data (R) (DefRdData) $01FF82B0 Deferred Read Data [7] (R) Deferred Read Data [6] (R) Deferred Read Data [5] (R) Deferred Read Data [4] (R) Deferred Read Data [3] (R) Deferred Read Data [2] (R) Deferred Read Data [1] (R) Deferred Read Data [0] (R) Rst Value 00h Read Value 00h Bit 15-0 Deferred Read Data This read-only register contains the deferred read data at the completion of a deferred read access operation. Its contents are valid when the Countach DMA Done bit in the ARM Bus Interface Interrupt Status register is set. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
