Electronic Components Datasheet Search
  English  ▼

X  

IPAC-X Datasheet(PDF) 80 Page - Infineon Technologies AG

Part # IPAC-X
Description  ISDN PC Adapter Circuit
PDF  270 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

IPAC-X Datasheet(HTML) 80 Page - Infineon Technologies AG

Back Button IPAC-X Datasheet HTML 76Page - Infineon Technologies AG IPAC-X Datasheet HTML 77Page - Infineon Technologies AG IPAC-X Datasheet HTML 78Page - Infineon Technologies AG IPAC-X Datasheet HTML 79Page - Infineon Technologies AG IPAC-X Datasheet HTML 80Page - Infineon Technologies AG IPAC-X Datasheet HTML 81Page - Infineon Technologies AG IPAC-X Datasheet HTML 82Page - Infineon Technologies AG IPAC-X Datasheet HTML 83Page - Infineon Technologies AG IPAC-X Datasheet HTML 84Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 270 page
background image
IPAC-X
PSB/PSF 21150
Description of Functional Blocks
Data Sheet
80
2003-01-30
Indication
Abbr. Code Remark
Deactivation Request
DR
0000
Deactivation request via S/T-interface if left
from F7/F8.
Reset
RES
0001
Reset acknowledge.
Test Mode
Acknowledge
TMA
0010
Acknowledge for both SSP and SCP.
Slip Detected
SLD
0011
Resynchronization
during level detect
RSY
0100
Signal received, receiver not synchronous.
Deactivation Request
from F6
DR6
0101
Deactivation Request from state F6.
Power up
PU
0111
IOM-2 interface clocking is provided.
Activation request
AR
1000
Info 2 received.
Activation request loop
ARL
1010
Internal or external loop A closed.
Illegal Code Violation
CVR
1011
Illegal code violation received. This function
has to be enabled by setting the EN_ICV bit of
register TR_CONF0.
Activation indication
loop
AIL
1110
Internal or external loop A activated.
Activation indication
with priority class 8
AI8
1100
Info 4 received,
D-channel priority is 8 or 9.
Activation indication
with priority class 10
AI10
1101
Info 4 received,
D-channel priority is 10 or 11.
Deactivation
confirmation
DC
1111
Clocks are disabled if CFS bit of register
MODE1 is set to ’1’, quiescent state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com