Electronic Components Datasheet Search
  English  ▼

X  

CS5530A Datasheet(PDF) 189 Page - Advanced Micro Devices

Part # CS5530A
Description  AMD Geode CS5530A Companion Device
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

CS5530A Datasheet(HTML) 189 Page - Advanced Micro Devices

Back Button CS5530A Datasheet HTML 185Page - Advanced Micro Devices CS5530A Datasheet HTML 186Page - Advanced Micro Devices CS5530A Datasheet HTML 187Page - Advanced Micro Devices CS5530A Datasheet HTML 188Page - Advanced Micro Devices CS5530A Datasheet HTML 189Page - Advanced Micro Devices CS5530A Datasheet HTML 190Page - Advanced Micro Devices CS5530A Datasheet HTML 191Page - Advanced Micro Devices CS5530A Datasheet HTML 192Page - Advanced Micro Devices CS5530A Datasheet HTML 193Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 259 page
background image
AMD Geode™ CS5530A Companion Device Data Book
189
Register Descriptions
Revision 1.1
Table 5-21. F3BAR+Memory Offset xxh: XpressAUDIO™ Subsystem Configuration Registers
Bit
Description
Offset 00h-03h
Codec GPIO Status Register (R/W)
Reset Value = 00100000h
31
Codec GPIO Interface: 0 = Disable; 1 = Enable.
30
Codec GPIO SMI: Allow codec GPIO interrupt to generate an SMI. 0 = Disable; 1= Enable.
Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].
Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[1].
29:21
Reserved: Set to 0.
20
Codec GPIO Status Valid (Read Only): Is the status read valid? 0 = Yes; 1 = No.
19:0
Codec GPIO Pin Status (Read Only): This is the GPIO pin status that is received from the codec in slot 12 on SDATA_IN
signal.
Offset 04h-07h
Codec GPIO Control Register (R/W)
Reset Value = 00000000h
31:20
Reserved: Set to 0.
19:0
Codec GPIO Pin Data: This is the GPIO pin data that is sent to the codec in slot 12 on the SDATA_OUT signal.
Offset 08h-0Bh
Codec Status Register (R/W)
Reset Value = 00000000h
31:24
Codec Status Address (Read Only): Address of the register for which status is being returned. This address comes from
slot 1 bits [19:12].
23
Codec Serial INT SMI: Allow codec serial interrupt to generate an SMI. 0 = Disable; 1= Enable.
Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].
Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[1].
22
SYNC Pin: Selects SYNC pin level. 0 = Low; 1 = High.
21
Enable SDATA_IN2: Pin AE24 function selection. 0 = GPIO1; 1 = SDATA_IN2.
For this pin to function as SDATA_IN2, it must first be configured as an input (F0 Index 90h[1] = 0).
20
Audio Bus Master 5 AC97 Slot Select: Selects slot for Audio Bus Master 5 to receive data. 0 = Slot 6; 1 = Slot 11.
19
Audio Bus Master 4 AC97 Slot Select: Selects slot for Audio Bus Master 4 to transmit data. 0 = Slot 6; 1 = Slot 11.
18
Reserved: Set to 0.
17
Status Tag (Read Only): Determines if the status in bits [15:0] is new or not. 0 = Not new; 1 = New.
16
Codec Status Valid (Read Only): Is the status in bits [15:0] valid? 0 = No; 1 = Yes.
15:0
Codec Status (Read Only): This is the codec status data that is received from the codec in slot 2 on SDATA_IN. Only bits
[19:4] are used from slot 2.
Offset 0Ch-0Fh
Codec Command Register (R/W)
Reset Value = 00000000h
31:24
Codec Command Address: Address of the codec control register for which the command is being sent. This address goes
in slot 1 bits [19:12] on SDATA_OUT.
23:22
CS5530A Codec Communication: Selects which codec to communicate with.
00 = Primary codec
10 = Third codec
01 = Secondary codec
11 = Fourth codec
Note: 00 and 01 are the only valid settings for these bits.
21:17
Reserved: Set to 0.
16
Codec Command Valid: Is the command in bits [15:0] valid? 0 = No; 1 = Yes.
This bit is set by hardware when a command is loaded. It remains set until the command has been sent to the codec.
15:0
Codec Command: This is the command being sent to the codec in bits [19:12] of slot 2 on SDATA_OUT.
Offset 10h-11h
Second Level Audio SMI Status Register (RC)
Reset Value = 0000h
15:8
Reserved: Set to 0.
7
Audio Bus Master 5 SMI Status (Read to Clear): SMI was caused by an event occurring on Audio Bus Master 5?
0 = No; 1 = Yes.
This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR+Memory Offset 48h[0] = 1). An SMI is then
generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 49h[0] = 1).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com