FS98O21 datasheet(76/136 Pages) FORTUNE

76 / 136 page

FS98O21

Rev. 1.7

76/136

Table 7-7 PT2[7] register table

Addr

ess

Name

Referenced

Section

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

Power on

Reset

24h

PT2

PT2 [7:0]

uuuuuuuu

25h PT2E

PT2EN [7:0]

00000000

26h PT2P

PT2PU [7:0]

00000000

Read data Operation

Clear the PT2EN[n]

20 register flags. The PT2[n] will be defined as an input port.

Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.

After the signal input from outside, user could get the data through PT2[n]

Write data Operation

Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.

Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.

Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

Buzzer Output Operation

Set the PT2EN[7] register flags. The PT2[7] will be defined as an output port.

Please refer to Section 5.4 for the Buzzer Clock setting.

Set the BZEN register flag. The PT2[7] will become the buzzer output port.

Connect a buzzer to PT2 bit7. The Buzzer will work correctly.

Notice Operation

Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current

when the PT2PU[n] is set.

20 n means the bits indexes user want to control

FS98O21 Datasheet(PDF) 76 Page - Fortune Semiconductor Corp.

FS98O21 Datasheet(HTML) 76 Page - Fortune Semiconductor Corp.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL