Electronic Components Datasheet Search
  English  ▼

X  

CS47L24 Datasheet(PDF) 72 Page - Cirrus Logic

Part # CS47L24
Description  Low Power Audio Hub for Wearable Technology
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L24 Datasheet(HTML) 72 Page - Cirrus Logic

Back Button CS47L24 Datasheet HTML 68Page - Cirrus Logic CS47L24 Datasheet HTML 69Page - Cirrus Logic CS47L24 Datasheet HTML 70Page - Cirrus Logic CS47L24 Datasheet HTML 71Page - Cirrus Logic CS47L24 Datasheet HTML 72Page - Cirrus Logic CS47L24 Datasheet HTML 73Page - Cirrus Logic CS47L24 Datasheet HTML 74Page - Cirrus Logic CS47L24 Datasheet HTML 75Page - Cirrus Logic CS47L24 Datasheet HTML 76Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 256 page
background image
CS47L24
72
Rev 4.1
The DSP_IRQn_STS fields are read-only bits. These bits can be set (or reset) by writing to the DSP_IRQn fields, as
described in Table 16. This facility can be used to allow a DSP core to generate an interrupt to the host processor. The
DSP interrupt registers are asserted on the rising and falling edges of the respective DSP_IRQn fields.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R3393
(0D41h)
ADSP2
IRQ0
1
DSP_IRQ2
0
DSP IRQ2
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ2_EINTn
interrupt to the host processor.
0
DSP_IRQ1
0
DSP IRQ1
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ1_EINTn
interrupt to the host processor.
R3394
(0D42h)
ADSP2
IRQ1
1
DSP_IRQ4
0
DSP IRQ4
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ4_EINTn
interrupt to the host processor.
0
DSP_IRQ3
0
DSP IRQ3
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ3_EINTn
interrupt to the host processor.
R3395
(0D43h)
ADSP2
IRQ2
1
DSP_IRQ6
0
DSP IRQ6
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ6_EINTn
interrupt to the host processor.
0
DSP_IRQ5
0
DSP IRQ5
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ5_EINTn
interrupt to the host processor.
R3396
(0D44h)
ADSP2
IRQ3
1
DSP_IRQ8
0
DSP IRQ8
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ8_EINTn
interrupt to the host processor.
0
DSP_IRQ7
0
DSP IRQ7
0 = Not asserted
1 = Asserted
This bit can be set/reset by a DSP core in
order to generate a DSP_IRQ7_EINTn
interrupt to the host processor.
Table 16 DSP Interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com