CS47L24 datasheet(8/256 Pages) CIRRUS

8 / 256 page

CS47L24

Rev 4.1

PIN NO

NAME

TYPE

DESCRIPTION

MICBIAS1

Analogue Output

Microphone bias 1

MICBIAS2

Analogue Output

Microphone bias 2

MICVDD

Supply

Microphone bias supply (input to MICBIASn regulators).

RESET

¯¯¯¯¯¯

Digital Input

Digital Reset input (active low)

SPKGNDN

Supply

Speaker driver ground (Return path for SPKVDD).

See note.

SPKGNDP

Supply

Speaker driver ground (Return path for SPKVDD).

See note.

SPKOUTN

Analogue Output

Speaker negative output

SPKOUTP

Analogue Output

Speaker positive output

B7, D7

SPKVDD

Supply

Speaker driver supply

SUBGND

Supply

Substrate ground

TCK

Digital Input

JTAG clock input.

Internal pull-down holds this pin at logic 0 for normal operation.

TDI

Digital Input

JTAG data input.

Internal pull-down holds this pin at logic 0 for normal operation.

TDO

Digital Output

JTAG data output

TMS

Digital Input

JTAG mode select input.

Internal pull-down holds this pin at logic 0 for normal operation.

TRST

Digital Input

JTAG Test Access Port reset (active low).

Internal pull-down holds this pin at logic 0 for normal operation.

VREFC

Analogue Output

Bandgap reference decoupling capacitor connection

No Connection

Note:

Separate P/N ground connections are provided for each speaker driver channel; this provides flexible support for current monitoring and

output protection circuits. If this option is not used, then the respective ground connections should be tied together on the PCB.

CS47L24 Datasheet(PDF) 8 Page - Cirrus Logic

CS47L24 Datasheet(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL