Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CS47L24 Datasheet(PDF) 11 Page - Cirrus Logic

Part # CS47L24
Description  Low Power Audio Hub for Wearable Technology
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L24 Datasheet(HTML) 11 Page - Cirrus Logic

Back Button CS47L24 Datasheet HTML 7Page - Cirrus Logic CS47L24 Datasheet HTML 8Page - Cirrus Logic CS47L24 Datasheet HTML 9Page - Cirrus Logic CS47L24 Datasheet HTML 10Page - Cirrus Logic CS47L24 Datasheet HTML 11Page - Cirrus Logic CS47L24 Datasheet HTML 12Page - Cirrus Logic CS47L24 Datasheet HTML 13Page - Cirrus Logic CS47L24 Datasheet HTML 14Page - Cirrus Logic CS47L24 Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 256 page
background image
CS47L24
Rev 4.1
11
RECOMMENDED OPERATING CONDITIONS
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Digital supply range (Core)
See note 2
DCVDD
1.14
1.2
1.26
V
Digital supply range (I/O)
DBVDD
1.71
1.8
2.75
V
Charge Pump supply range
CPVDD
1.71
1.8
1.89
V
Analogue supply range
See note 2
AVDD
1.71
1.8
1.89
V
Microphone Bias supply
MICVDD
1.71
3.6
V
Speaker supply range
SPKVDD
2.4
5.5
V
Ground
See note 1
DGND, AGND, CPGND,
SPKGNDN, SPKGNDP,
SUBGND
0
V
Power supply rise time
See notes 3, 4, 5
DCVDD
10
2000
µs
All other supplies
10
Operating temperature range
TA
-40
85
°C
Notes:
1.
The impedance between DGND, AGND, CPGND and SUBGND should be less than 0.1
Ω.The impedance between SPKGND and
SUBGND should be less than 0.2
Ω.
2.
AVDD must be supplied before or simultaneously to DCVDD. DCVDD must not be powered if AVDD is not present. There are no other
power sequencing requirements.
3.
If the DCVDD rise time exceeds 2ms, then RESET
¯¯¯¯¯¯ must be asserted (low) during the rise, and held asserted until after DCVDD is within
the recommended operating limits.
4.
The specified minimum power supply rise times assume a minimum decoupling capacitance of 100nF per pin. However, Cirrus Logic
strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are
observed.
5.
The specified minimum power supply rise times also assume a maximum PCB inductance of 10nH between decoupling capacitor and
pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com