 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 437 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 437 Page - NEC |
|
|
437 / 701 page  CHAPTER 22 DSIU (DEBUG SERIAL INTERFACE UNIT) 437 22.2.2 MODEMREG (0x0B00 01A2) Bit D15 D14 D13 D12 D11 D10 D9 D8 Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved R/W R RR RRR R R RTCRST 0 0 0 0 0 0 0 0 Other resets 0 0 0 0 0 0 0 0 Bit D7 D6D5 D4D3D2 D1 D0 Name Reserved Reserved Reserved Reserved Reserved Reserved DRTS DCTS R/W R RR RRR R R RTCRST 0 0 0 0 0 0 1 1 Other resets 0 0 0 0 0 0 1 1 Bit Name Function D[15:2] Reserved Write 0 when writing. 0 is returned after a read. D[1] DRTS DRTS# pin output 1: High level 0: Low level D[0] DCTS DCTS# pin input 1: High level 0: Low level This register is used for flow control and can be used to pass signals between the VR4102 and external agents. Note that the setting of RXE0 bit of ASIM00REG is reflected on the output from DRTS# pin. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
