| Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 465 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 465 Page - NEC |
|
465 / 701 page ![]() CHAPTER 24 SIU (SERIAL INTERFACE UNIT) 465 24.2.5 SIUDLM (0x0C00 0001: LCR[7] = 1) Bit D7 D6D5 D4D3D2 D1 D0 Name DLM[7] DLM[6] DLM[5] DLM[4] DLM[3] DLM[2] DLM[1] DLM[0] R/W R/W R/W R/W R/W R/W R/W R/W R/W RTCRST 0 0 0 0 0 0 0 0 Other resets 0 0 0 0 0 0 0 0 Bit Name Function D[7..0] DLM[7..0] Baud rate generator divisor (high-order byte) This register is used to set the divisor (division rate) for the baud rate generator. The data in this register and the data in SIUDLL register on the low-order side are together handled as 16-bit data. To access this register, set LCR[7] (bit 7 of SIULC register) to 1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |