 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 468 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 468 Page - NEC |
|
|
468 / 701 page  CHAPTER 24 SIU (SERIAL INTERFACE UNIT) 468 Table 24-3. Interrupt Function SIUIID register Interrupt set/reset function Bit3 Note Bit2 Bit1 Priority level Interrupt type Interrupt source Interrupt reset control 0 1 1 Highest (1st) Receive line status Overrun error, parity error, framing error, or break interrupt Read line status register 0 1 0 2nd Receive data ready Receive data exists or has reached the trigger level. Read the receive buffer register or lower trigger level via FIFO. 1 1 0 2nd Character timeout During the time period for the four most recent characters, not one character has been read from the receive FIFO nor has a character been input to the receive FIFO. During this period, at least one character has been held in the receive FIFO. Read receive buffer register 0 0 1 3rd Transmit holding register empty Transmit register is empty Read IIR (if it is the interrupt source) or write to transmit holding register 0 0 0 4th Modem status CTS#, DSR#, or DCD# Read modem status register Note FIFO mode only |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
