VR4102 datasheet(485/701 Pages) NEC

485 / 701 page

CHAPTER 25 HSP (MODEM INTERFACE UNIT)

485

25.2.2 HSP Data Register, HSP Index Register

HSPDATA[15..0] is a 16-bit data port.

This register can be accessed as control registers according to the

HSPINDEX[15..0] setting.

HSPINDEX[15..0] is a write-only index register. The role of the data register changes according to the values set

to this register.

The correspondence between INDEX numbers and registers is shown below.

Table 25-2. Control Register Definitions

INDEX

WRITE

READ

Higher Byte

Lower Byte

Higher Byte

Lower Byte

HSPTxData[15..8]

HSPTxData[7..0]

HSPRxData[15..8]

HSPRxData[7..0]

HSPCNTL[9..8]

HSPCNTL[7..0]

HSPSTS[15..8]

HSPSTS[7..0]

Reserved

HSPEXTOUT[7..0]

HSPID[7..0]

HSPEXTIN[7..0]

HSPTOC[3..0]

HSPMCLK1[4..0]

HSPERRCNT[11..8] HSPERRCNT[7..0]

Reserved

HSPFFSZ[6..0]

Reserved

5 to 15

Reserved

16 to 255

Setting prohibited

Described below are control registers.

(1) HSPTxData (0x0C00 0022: Index 0, Write)

Bit

D15

D14

D13

D12

D11

D10

Name

TxData[15]

TxData[14]

TxData[13]

TxData[12]

TxData[11]

TxData[10]

TxData[9]

TxData[8]

R/W

WWW

RTCRST

Undefined

Other resets

Undefined

Bit

D6D5

D4D3D2

Name

TxData[7]

TxData[6]

TxData[5]

TxData[4]

TxData[3]

TxData[2]

TxData[1]

TxData[0]

R/W

WWW

RTCRST

Undefined

Other resets

Undefined

Bit

Name

Function

D[15:0]

TxData[15:0]

Transmit data

VR4102 Datasheet(PDF) 485 Page - NEC

VR4102 Datasheet(HTML) 485 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL