| Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 543 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 543 Page - NEC |
|
543 / 701 page ![]() CHAPTER 27 CPU INSTRUCTION SET DETAILS 543 BGEZAL Branch On Greater Than Or Equal To Zero And Link BGEZAL rs REGIMM 0 0 0 0 0 1 BGEZAL 1 0 0 0 1 offset 31 26 25 21 20 16 15 0 65 5 16 Format: BGEZAL rs, offset Description: A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register rs have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. General register rs may not be general register r31, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however. Operation: 32 T: target <- (offset15) 14 || offset || 02 condition <- (GPR [rs]31 = 0) GPR [31] <- PC + 8 T+1: if condition then PC <- PC + target endif 64 T: target <- (offset15) 46 || offset || 02 condition <- (GPR [rs]63 = 0) GPR [31] <- PC + 8 T+1: if condition then PC <- PC + target endif Exceptions: None |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |