VR4102 datasheet(108/701 Pages) NEC

108 / 701 page

CHAPTER 4 VR4102 PIPELINE

108

(6) Store Word instruction (SW rt, offset (base))

IF stage

Same as the IF stage for the ADD instruction.

RF stage

Same as the RF stage for the LW instruction.

EX stage

Refer to the LW instruction for a calculation of the effective address. From the RF output latch,

the GPR[rt] is sent through the bypass multiplexer and into the main shifter, where the shifter

performs the byte-alignment operation for the operand. The results of the ALU are latched in the

output latches during

)1. The shift operations are latched in the output latches during )2.

DC stage

Refer to the LW instruction for a description of the cache access.

WB stage

If there was a cache hit, the content of the store data output latch is written into the data cache at

the appropriate word location.

Note that all store instructions use the data cache for two consecutive PCycles. If the following

instruction requires use of the data cache, the pipeline is slipped for one PCycle to complete the

writing of an aligned store data.

Figure 4-10. SW Instruction Pipeline Activities

IF1

Cycle

Phase

PCycle

PClock

IF2

RF1

RF2

EX1

EX2

DC1

DC2

WB1

WB2

ITLB

IDC

ITC

ICA

IDEC

DCW

DTD

DVA

DTLB

DTC

VR4102 Datasheet(PDF) 108 Page - NEC

VR4102 Datasheet(HTML) 108 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL