Electronic Components Datasheet Search
  English  ▼

X  

SLG47503 Datasheet(PDF) 103 Page - Dialog Semiconductor

Part # SLG47503
Description  Low Voltage GreenPAK Programmable Mixed-Signal Matrix
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG47503 Datasheet(HTML) 103 Page - Dialog Semiconductor

Back Button SLG47503 Datasheet HTML 99Page - Dialog Semiconductor SLG47503 Datasheet HTML 100Page - Dialog Semiconductor SLG47503 Datasheet HTML 101Page - Dialog Semiconductor SLG47503 Datasheet HTML 102Page - Dialog Semiconductor SLG47503 Datasheet HTML 103Page - Dialog Semiconductor SLG47503 Datasheet HTML 104Page - Dialog Semiconductor SLG47503 Datasheet HTML 105Page - Dialog Semiconductor SLG47503 Datasheet HTML 106Page - Dialog Semiconductor SLG47503 Datasheet HTML 107Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 191 page
background image
Datasheet
16-Jul-2021
CFR0011-120-00
Revision 2.0
103 of 191
© 2021 Dialog Semiconductor
SLG47502/03
Low Voltage GreenPAK Programmable
Mixed-Signal Matrix
Preliminary
13.4 CNT/DLY CLOCK SCHEME
Each CNT/DLY within Multi-Function macrocell has its own additional clock divider connected to oscillators pre-divider. Available
dividers are:
OSC0/1, OSC0/8, OSC0/64, OSC0/512, OSC0/4096, OSC0/32768, OSC0/262144
OSC1/1, OSC1/4, OSC1/8, OSC1/64, OSC1/512
13.5 EXTERNAL CLOCKING
The SLG47502/03 supports several ways to use an external, higher accuracy clock as a reference source for internal operations.
13.5.1 GPIO Source for Oscillator0 (2.048 kHz)
When register [1448] is set to 1, an external clocking signal on GPIOx will be routed in place of the internal oscillator derived
2.048 kHz clock source. See Figure 86. The low and high limits for external frequency that can be selected are 0 MHz and 10 MHz.
13.5.2 GPIO Source for Oscillator1 (25 MHz)
When register [1456] is set to 1, an external clocking signal on GPIOx will be routed in place of the internal oscillator derived
25 MHz clock source. See Figure 87. The external frequency range is 0 MHz to 20 MHz at VDD = 1.1 V, 30 MHz at VDD = 1.2 V,
50 MHz at VDD = 1.3 V.
Figure 88: Clock Scheme
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
/4
/8
/64
/512
/8
/64
/512
/4096
/32768
/262144
from 25 MHz Pre-divided clock
from 2.048 kHz Pre-divided clock
CNT (x-1) overflow
from Connection Matrix out
(separate for each CNT/DLY macrocell)
reserved
reserved
CNT/DLY/
ONESHOT/
FREQ_DET/
DLY_EDGE_DET
CNT overflow
CNT0/CNT1/CNT2/CNT3/
CNT4/CNT5/CNT6/CNT7
registers [3:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com