P5021 datasheet(143/155 Pages) NXP

143 / 155 page

Hardware design considerations

P5021 QorIQ Integrated Processor Data Sheet, Rev. 1

Freescale Semiconductor

143

Figure 56. Legacy JTAG interface connection

PORESET

From Target

Board Sources

COP_HRESET

COP_SRESET

HRESET

COP_VDD_SENSE2

10 k

COP_CHKSTP_IN

COP_TMS

COP_TDO

COP_TDI

COP_TCK

TMS

TDO

TDI

COP_TRST

(if any)

14 3

Notes:

10 k

TRST1

10 k

CKSTP_OUT

COP_CHKSTP_OUT

KEY

No pin

COP Connector

Physical Pinout

HRESET

2. Populate this with a 10

Ω resistor for short-circuit/current-limiting protection.

OVDD

10 k

PORESET1

in order to fully control the processor as shown here.

1. The COP port and target board should be able to independently assert PORESET and TRST to the processor

signal integrity.

TCK

5.This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing

to position B.

10 k

6. Asserting HRESET causes a hard reset on the device.

3. The KEY location (pin 14) is not physically present on the COP header.

4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved

to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed

System logic

Chip

P5021 Datasheet(PDF) 143 Page - NXP Semiconductors

P5021 Datasheet(HTML) 143 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL