Electronic Components Datasheet Search
  English  ▼

X  

AD3552R Datasheet(PDF) 48 Page - Analog Devices

Part # AD3552R
Description  Single Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD3552R Datasheet(HTML) 48 Page - Analog Devices

Back Button AD3552R Datasheet HTML 44Page - Analog Devices AD3552R Datasheet HTML 45Page - Analog Devices AD3552R Datasheet HTML 46Page - Analog Devices AD3552R Datasheet HTML 47Page - Analog Devices AD3552R Datasheet HTML 48Page - Analog Devices AD3552R Datasheet HTML 49Page - Analog Devices AD3552R Datasheet HTML 50Page - Analog Devices AD3552R Datasheet HTML 51Page - Analog Devices AD3552R Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 59 page
background image
Data Sheet
AD3541R
REGISTERS
analog.com
Rev. A | 48 of 59
Table 32. Bit Descriptions for INTERFACE_STATUS_A (Continued)
Bits
Bit Name
Settings
Description
Reset
Access
0 Clock count error not detected.
1 Clock count error detected.
4
RESERVED
Reserved.
0x0
R
3
INVALID_OR_NO_CRC
Invalid CRC or No CRC Received. This is set when the
master fails to send a CRC or when the device calculates
and checks the CRC and finds its value is incorrect. This
error flag is write‑1‑to‑clear (when this error flag is set, it
can only be reset by writing a 1 to this bit).
0x0
R/W1C
0 CRC error not detected.
1 CRC error detected.
2
WRITE_TO_READ_ONLY_REGISTER
Write to Read-Only Register Attempted. This bit indicates
if the digital host attempts an SPI write to a register that
contains exclusively read only fields. This error flag is
write‑1‑to‑clear (when this error flag is set, it can only be
reset by writing a 1 to this bit).
0x0
R/W1C
0 No error.
1 Write to read-only register detected.
1
PARTIAL_REGISTER_ACCESS
Partial Register Access Error Flag. This bit is asserted
when there are not enough bytes of data in a transaction
addressed to a multibyte register. This error flag is
write‑1‑to‑clear (when this error flag is set, it can only
be reset by writing a 1 to this bit).
0x0
R/W1C
0 Partial access error not detected.
1 Partial access error detected.
0
REGISTER_ADDRESS_INVALID
Register Invalid Address Error Flag. Indicates if an SPI
read or write transaction was attempted on an invalid
register address. This error flag is write‑1‑to‑clear (when
this error flag is set, it can only be reset by writing a 1 to
this bit).
0x0
R/W1C
0 Invalid address error not detected.
1 Invalid address error detected.
Interface Configuration D Register
Address: 0x14, Reset: 0x04, Name: INTERFACE_CONFIG_D
This register contains miscellaneous configuration bits affecting SPI communication and electrical parameters of digital signals.
Table 33. Bit Descriptions for INTERFACE_CONFIG_D
Bits
Bit Name
Settings
Description
Reset
Access
7
RESERVED
Reserved.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com