AD3552R datasheet(55/59 Pages) AD

55 / 59 page

Data Sheet

AD3541R

REGISTERS

analog.com

Rev. A | 55 of 59

Table 44. Bit Descriptions for SW_LDAC_16B

Bits

Bit Name

Settings

Description

Reset

Access

[7:1]

RESERVED

Reserved.

0x0

SW_LDAC_CH0

Software LDAC for Channel 0. Setting this bit transfers contents from the

CH0_INPUT_16B register to the CH0_DAC_16B register. This bit automatically resets

after being written.

0x0

0 No operation.

1 Load DAC 0.

Input Register for Channel 0, Fast Mode

Address: 0x33, Reset: 0x0000, Name: CH0_INPUT_16B

This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC,

or automatic transfer.

Table 45. Bit Descriptions for CH0_INPUT_16B

Bits

Bit Name

Settings

Description

Reset

Access

[15:0]

INPUT_DATA0

Channel 0 Input Data.

0x0

R/W

Hardware LDAC Mask Register, Precision Mode

Address: 0x37, Reset: 0x00, Name: HW_LDAC_24B

This register controls the masking of the external LDAC signal to latch data into the DAC register.

Table 46. Bit Descriptions for HW_LDAC_24B

Bits

Bit Name

Settings

Description

Reset

Access

[7:1]

RESERVED

Reserved.

0x0

HW_LDAC_MASK_CH0

Hardware LDAC Mask for Channel 0. This bit controls the latching of data

into the DAC register when the LDAC signal is asserted.

0x0

R/W

0 Data is latched in DAC Register 0 when the LDAC pin is asserted.

1 LDAC signal masked for Channel 0. DAC register is not updated when

LDAC is asserted.

AD3552R Datasheet(PDF) 55 Page - Analog Devices

AD3552R Datasheet(HTML) 55 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL