Electronic Components Datasheet Search
  English  ▼

X  

PM3350-SW Datasheet(PDF) 177 Page - PMC-Sierra, Inc

Part # PM3350-SW
Description  8 PORT ETHERNET SWITCH
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM3350-SW Datasheet(HTML) 177 Page - PMC-Sierra, Inc

Back Button PM3350-SW Datasheet HTML 173Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 174Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 175Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 176Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 177Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 178Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 179Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 180Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 181Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 177 / 224 page
background image
ELAN 8X10
PM3350 ELAN 8 X10
DATA SHEET
PMC-970109
ISSUE 3
8 PORT ETHERNET SWITCH
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND PMC-SIERRA, INC. CUSTOMERS ONLY
175
DMCR_ch7en:
Active high enable for local MAC channel 7
DMCR_prden:
Active high enable for PCI read channel. Automatically set when a
set_transmit flip is performed on channel 8.
DMCR_pwren:
Active high enable for PCI write channel. Automatically set when a
set_transmit flip is performed on channel 9.
DMCR_pincen:
Active high enable for PCI increment channel. Automatically set when a
set_transmit flip is performed on channel 10.
DMCR_drst:
Active high reset for DMA logic. If this bit is set to a logic 1, the DMA
functional block is held in its reset state.
DMCR_lbk:
If this bit is a logic 1 the LBK output pin is asserted high to force the PHY
device into loopback mode.
DMCR_pci_rd:
If this bit is a logic 1 the out of packet buffers notification for the PCI read
channel will be suspended. If this bit is logic 0 during PCI reads if the free list
goes to zero(out of packet buffers) the RISC will be notified during the PCI
read channel interrupt.
DMCR_enhpcirdmode:
If this bit is a logic 0 the PCI read channel will read the entire packet buffers
worth of data over the PCI. If this bit is logic 1 the PCI read channel will run
in enhanced mode by reading across the PCI only the required data in the
packet buffer. This is done in the following manner. If the number of packet
buffers in the frame is greater than one (1) then it is expected that the first
packet buffer header of the frame to be formatted in the following manner:
Bits [31:24]
Bits [23:0]
Word 0
Packet Buffer Bytes
Packet Buffer Next
Pointer
Word 1
Last Packet Buffer Bytes
Don't Care
Word 0 contains the normal information for the PC read channel. Word 1 contains
the number of bytes in the last packet buffer in this frame.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com