Electronic Components Datasheet Search
  English  ▼

X  

C8051F360 Datasheet(PDF) 143 Page - Silicon Laboratories

Part # C8051F360
Description  Mixed Signal ISP Flash MCU Family
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F360 Datasheet(HTML) 143 Page - Silicon Laboratories

Back Button C8051F360 Datasheet HTML 139Page - Silicon Laboratories C8051F360 Datasheet HTML 140Page - Silicon Laboratories C8051F360 Datasheet HTML 141Page - Silicon Laboratories C8051F360 Datasheet HTML 142Page - Silicon Laboratories C8051F360 Datasheet HTML 143Page - Silicon Laboratories C8051F360 Datasheet HTML 144Page - Silicon Laboratories C8051F360 Datasheet HTML 145Page - Silicon Laboratories C8051F360 Datasheet HTML 146Page - Silicon Laboratories C8051F360 Datasheet HTML 147Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 288 page
background image
Rev. 1.0
143
C8051F360/1/2/3/4/5/6/7/8/9
13.4. Flash Read Timing
On reset, the C8051F36x Flash read timing is configured for operation with system clocks up to 25 MHz. If
the system clock will not be increased above 25 MHz, then the Flash timing registers may be left at their
reset value.
For every Flash read or fetch, the system provides an internal Flash read strobe to the Flash memory. The
Flash read strobe lasts for one or two system clock cycles, based on the FLRT bits (FLSCL.4 and
FLSCL.5). If the system clock is greater than 25 MHz, the FLRT bit must be changed to the appropri-
ate setting. Otherwise, data read or fetched from Flash may not represent the actual contents of Flash.
When the Flash read strobe is asserted, Flash memory is active. When it is de-asserted, Flash memory is
in a low power state.
The recommended procedure for updating FLRT is:
Step 1. Select SYSCLK to 25 MHz or less.
Step 2. Disable the prefetch engine (CHPFEN = ‘0’ in CCH0CN register).
Step 3. Set the FLRT bits to the appropriate setting for the SYSCLK.
Step 4. Enable the prefetch engine (CHPFEN = ‘1’ in CCH0CN register).
SFR Definition 13.3.
Bits 7–6: UNUSED. Read = 00b. Write = don’t care.
Bits 5–4: FLRT: Flash Read Time.
These bits should be programmed to the smallest allowed value, according to the system
clock speed.
00: SYSCLK < 25 MHz.
01: SYSCLK < 50 MHz.
10: SYSCLK < 75 MHz.
11: SYSCLK < 100 MHz.
Bits 3–0: RESERVED. Read = 0000b. Must Write 0000b.
Important Note: When changing the FLRT bits to a lower setting (e.g. when changing from a
value of 11b to 00b), cache reads, cache writes, and the prefetch engine should be
disabled using the CCH0CN register (see SFR Definition 14.1).
SFR Page:
SFR Address:
0
0xB6
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
–
–
FLRT
Reserved Reserved Reserved Reserved 00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
FLSCL: Flash Memory Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com