| Electronic Components Datasheet Search |
|
IMX95CEC Datasheet(PDF) 44 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX95CEC Datasheet(HTML) 44 Page - NXP Semiconductors |
|
44 / 113 page ![]() Table 46. SAI I/O specifications...continued Mode Pins Clock Frequency Output Input RXC 25 MHz — RXFS RXC 25 MHz RXFS — Any SAI interface multiplexes over ENET pins for a SAI instance is in NETCMIX. Any SAI interface does not multiplex over ENET pins for a SAI instance is not in NETCMIX. RXC Loopback Mode 50 MHz — RXD RXC Loopback Mode 50 MHz — RXFS Target Tx Any TXC 25 MHz TXD — TXC 25 MHz TXFS — TXC 25 MHz — TXFS Target Rx SAI2 multiplexes over Ethernet pins, or (for SoCs supporting SAI5 and SD3), SAI5 multiplexes over SD3 pins. RXC 66.7 MHz — RXD RXC 66.7 MHz — RXFS RXC 25 MHz RXFS — Any SAI instance or pinmux location is not mentioned above. RXC 25 MHz — RXD RXC 25 MHz — RXFS RXC 25 MHz RXFS — 4.9.2 SPDIF timing parameters The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal. The following table and figures show SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF_SR_CLK) for SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF_ST_CLK) for SPDIF in Tx mode. The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing. Table 47. SPDIF timing parameters Symbol Description Min Typ Max Unit Condition — SPDIF_IN Skew: asynchronous inputs, no specs apply — — 0.7 ns — — Skew — — 1.5 ns SPDIF_OUT output (Load = 50 pf) — Transition rising — — 24.2 ns SPDIF_OUT output (Load = 50 pf) — Transition falling — — 31.3 ns SPDIF_OUT output (Load = 50 pf) Table continues on the next page... NXP Semiconductors IMX95CEC i.MX 95 Applications Processors Data Sheet for Commercial Products IMX95CEC All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Preliminary Data Sheet Rev. 2 — 11 November 2024 Preliminary - Subject to Change Without Notice 44 / 113 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |