IMX95CEC datasheet(76/113 Pages) NXP

76 / 113 page

Table 81. I3C Push-Pull Timing Parameters for SDR Mode

Symbol

Description

Min

Typ

Max

Unit

Condition

fSCL

SCL Clock Frequency

0.01

12.5

12.9

MHz

FSCL = 1 / (tDIG_L +

tDIG_H)

tDIG_L

SCL Clock Low Period 1,2

—

tDIG_H

SCL Clock High Period 2

—

tSCO

Clock in to Data Out for

Target 3,4

—

tCR

SCL Clock Rise Time 5

—

150e06 *

1 / fSCL

(capped

at 60)

—

tCF

SCL Clock Fall Time 5

—

150e06 *

1 / fSCL

(capped

at 60)

—

tHD_PP

SDA Signal Data Hold in Push-

Pull Mode, Target 6,7

—

Applicable for target

and controller loopback

modes

tSU_PP

SDA Signal Data Setup in Push-

Pull Mode

—

N/A

Applicable for target

and controller loopback

modes

1. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., tCF + 3 for falling edge clocks,

and tCR + 3 for rising edge clocks.

2. tDIG_L and tDIG_H are the clock Low and High periods as seen at the receiver end of the I3C Bus using VIL and VIH (see

Figure 30)

3. Pad delay based on 90 Ω / 4 mA driver and 50 pF load. Note that Controller may be a Target in a multi-Controller system,

and thus shall also adhere to this requirement

4. Devices with more than 12ns of tSCO delay shall set the limitation bit in the BCR, and shall support the GETMXDS CCC

to allow the Controller to read this value and adjust computations accordingly. For purposes of system design and test

conformance, this parameter should be considered together with pad delay, bus capacitance, propagation delay, and clock

triggering points.

5. The clock maximum rise/fall time is capped at 60 ns. For lower frequency rise and fall the maximum value is limited at 60

ns, and is not dependent upon the clock frequency.

6. SDA Input Hold time in Target mode is 1 ns.

7. tHD_PP is a Hold time parameter for Push-Pull Mode that has a different value for Controller mode vs. Target mode. In

SDR Mode the Hold time parameter is referred to as tHD_SDR.

NXP Semiconductors

IMX95CEC

i.MX 95 Applications Processors Data Sheet for Commercial Products

IMX95CEC

All information provided in this document is subject to legal disclaimers.

Preliminary Data Sheet

Rev. 2 — 11 November 2024

Preliminary - Subject to Change Without Notice

76 / 113

IMX95CEC Datasheet(PDF) 76 Page - NXP Semiconductors

IMX95CEC Datasheet(HTML) 76 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL